전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CAT5261 데이터시트(PDF) 6 Page - Catalyst Semiconductor

부품명 CAT5261
상세설명  Dual Digitally Programmable Potentiometers (DPP?? with 256 Taps and SPI Interface
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CATALYST [Catalyst Semiconductor]
홈페이지  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT5261 데이터시트(HTML) 6 Page - Catalyst Semiconductor

Back Button CAT5261 Datasheet HTML 2Page - Catalyst Semiconductor CAT5261 Datasheet HTML 3Page - Catalyst Semiconductor CAT5261 Datasheet HTML 4Page - Catalyst Semiconductor CAT5261 Datasheet HTML 5Page - Catalyst Semiconductor CAT5261 Datasheet HTML 6Page - Catalyst Semiconductor CAT5261 Datasheet HTML 7Page - Catalyst Semiconductor CAT5261 Datasheet HTML 8Page - Catalyst Semiconductor CAT5261 Datasheet HTML 9Page - Catalyst Semiconductor CAT5261 Datasheet HTML 10Page - Catalyst Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 15 page
background image
CAT5261
Doc. No. MD-2122 Rev. E
6
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
POWER UP TIMING
(1)(2)
Symbol
Parameter
Max
Units
tPUR
Power-up to Read Operation
1
ms
tPUW
Power-up to Write Operation
1
ms
XDCP TIMING
Symbol
Parameter
Min
Max
Units
tWRPO
Wiper Response Time After Power Supply Stable
5
10
µs
tWRL
Wiper Response Time After Instruction Issued
5
10
µs
WRITE CYCLE LIMITS
Symbol
Parameter
Max
Units
tWR
Write Cycle Time
5
ms
RELIABILITY CHARACTERISTICS
Symbol
Parameter
Reference Test Method
Min
Max
Units
NEND
(3)
Endurance
MIL-STD-883, Test Method 1033
1,000,000
Cycles/Byte
TDR
(3)
Data Retention
MIL-STD-883, Test Method 1008
100
Years
VZAP
(3)
ESD Susceptibility
MIL-STD-883, Test Method 3015
2000
V
ILTH
(3)
Latch-Up
JEDEC Standard 17
100
mA
Notes:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) tPUR and tPUW are delays required from the time VCC is stable until the specified operation can be initiated.
(3) This parameter is tested initially and after a design or process change that affects the parameter.
Figure 1. Synchronous Data Timing
Note: Dashed Line = mode (1, 1)
VALID IN
VIH
VIL
tCSS
VIH
VIL
VIH
VIL
VOH
VOL
HI-Z
tSU
tH
tWH
tWL
tV
tCS
tCSH
tHO
tDIS
HI-Z
CS
SCK
SI
SO
tRI
tFI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com