| 전자부품 데이터시트 검색엔진 |
|
ST70137TQFP 데이터시트(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST70137TQFP 데이터시트(HTML) 18 Page - STMicroelectronics |
|
18 / 22 page ![]() ST70137 18/22 PCI Clock Waveform 5V PCI Clock Waveform 3.3V PCI Timings * PCI REQN and GNTN are point-to-point signals and have different output valid delay and input setupt times than do bused signals. REQN has set up of 12ns and GNTN of 10ns. All other signals are bused. ** Guaranted by design. Symbol Parameter Minimum Typical Maximum Units Tval Clock to Signal Valid Delay (bused signals) 2 11 ns Tval(ptp) Clock to Signal Valid Delay (point to point) 2 12 ns Ton Float to Active Delay 2 ns Toff Active to Float Delay 28 ns Tsu Input Set up Time to Clock (bused signals) 7 ns Tsu(ptp) Input Set up Time to Clock (point to point) * 10, 12 * ns Th Input Hold Time from Clock 0 ns Trst Reset Active Time after Power Stable 1 ms Trst-clk Reset Active Time after CLK Stable ** 100 µs Trst-off Reset Active to Output Float Delay ** 40 ns 2.0V 1.5V 0.8V 2.4V 0.4V Tc Th TI 0.5VDD 0.4VDD 0.3VDD 0.6VDD 0.2VDD Tc Th TI |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |