ST72141K datasheet(29/132 Pages) STMICROELECTRONICS

29 / 132 page

ST72141K

29/132

POWER SAVING MODES (Cont’d)

5.2 HALT Mode

The HALT mode is the lowest power consumption

mode of the MCU. It is entered by executing the

ST7 HALT instruction (see Figure 21).

The MCU can exit HALT mode on reception of ei-

ther an external interrupt or a reset (see Table 2).

When exiting HALT mode by means of a RESET

or an interrupt, the oscillator is immediately turned

on and the 4096 CPU cycle delay is used to stabi-

lize the oscillator. After the start up delay, the CPU

resumes operation by servicing the interrupt or by

fetching the reset vector which woke it up (see Fig-

ure 20).

When entering HALT mode, the I bit in the CC

In the HALT mode the main oscillator is turned off

causing all internal processing to be stopped, in-

cluding the operation of the on-chip peripherals.

All peripherals are not clocked except the ones

which get their clock supply from another clock

generator (such as an external or auxiliary oscilla-

tor).

Figure 20. HALT Mode timing overview

Figure 21. HALT modes flow-chart

HALT

RUN

4096 CPU CYCLE

DELAY

RESET

INTERRUPT

HALT

INSTRUCTION

FETCH

VECTOR

HALT INSTRUCTION

Notes:

CPU

OSCILLATOR

PERIPHERALS

I BIT

OFF

RESET

EXTERNAL*

CPU

OSCILLATOR

PERIPHERALS

OFF

INTERRUPT

HALT

FETCH RESET VECTOR

OR SERVICE INTERRUPT**

4096 clock cycles delay

CPU

OSCILLATOR

PERIPHERALS

External interrupt or internal interrupts with Exit from Halt Mode capability

** Before servicing an interrupt, the CC register is pushed on the stack.

WATCHDOG

ENABLE

ST72141K 데이터시트(PDF) 29 Page - STMicroelectronics

ST72141K 데이터시트(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL