ST92F124 datasheet(418/426 Pages) STMICROELECTRONICS

418 / 426 page

418/426

ST92F124/F150/F250 - KNOWN LIMITATIONS

KNOWN LIMITATIONS (Cont’d)

13.2 ST92F150-EMU2 EMULATION CHIP KNOWN LIMITATIONS

Additional limitations exist on Emulation chips (EMU2 emulator). These limitations correspond to those

present in AxxxxxxxxY trace codes (ST92F150). They are listed in the following table.

13.2.1 P1 I/O PORT CHARACTERISTICS

During reset, 5 I/Os of Port P1 are in High Imped-

ance state (Hi-Z), which corresponds to the da-

tasheet specification, however, contrary to the da-

tasheet specification, they get a Weak Pull Up

after the delay of 20400 clock periods (tRSPH) fol-

lowing a reset (external reset signal low). Refer to

Table 75.

These I/Os behave in the same way following an

external, watchdog or software reset.

13.2.2

RESET

BEHAVIOUR

FOR

BI-

DIRECTIONAL, WEAK PULL-UP PORTS

This section applies to ports P4[1], P8[7:2] and

P9[7:0].

Table 75. Reset Behaviour Table

Shaded areas represent erroneous operations.

During the reset phase (external reset signal low)

and the delay of 20400 clock periods (tRSPH) fol-

lowing a reset, these ports are in High Impedance

state, while according to the datasheet they should

have weak pull-ups. These ports then enter Weak

Pull-up state until the user overwrites the reset

values of I/O Port Control Registers PxC0, PxC1

and PxC2.

Section

Limitation (AxxxxxxxxY trace code)

Section 13.2.1

P1 I/O PORT CHARACTERISTICS

Section 13.2.2

RESET BEHAVIOUR FOR BI-DIRECTIONAL, WEAK PULL-UP PORTS

Section 13.2.3

HIGH DRIVE I/Os WHEN BSZ=1

Section 13.2.4

ADC PARASITIC DIODE

Section 13.2.5

ADC ACCURACY VS. NEGATIVE INJECTION CURRENT

Section 13.2.6

I2CECCR REGISTER LIMITATION

Section 13.2.7

I2C BEHAVIOUR DISTURBED DURING DMA TRANSACTIONS

Section 13.2.8

MFT DMA MASK BIT RESET

Section 13.2.9

DMA DATA CORRUPTED BY MFT INPUT CAPTURE

Section 13.2.10

SCI-A WRONG BREAK DURATION

Section 13.2.11

LIN MASTER MODE NOT AVAILABLE ON SCI-A

Section 13.2.12

LIMITATIONS ON TQFP64 PACKAGES

Port

Datasheet

Condition

Rev Z Behaviour

Port Behaviour

Control Register Value

While RESET

is low

During next

20K Clock

Cycles

After these

20K Clock

Cycles

PxC0

PxC1

PxC2

P1[7:3]

Bi-Dir

Hi-Z

Bi-Dir + WPU

P4.1

Bi-Dir + WPU

Hi-Z

Bi-Dir + WPU

P8[7:2]

Bi-Dir + WPU

Hi-Z

Bi-Dir + WPU

P9[7:0]

Bi-Dir + WPU

Hi-Z

Bi-Dir + WPU

ST92F124 데이터시트(PDF) 418 Page - STMicroelectronics

ST92F124 데이터시트(HTML) 418 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL