전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST92F124 데이터시트(PDF) 421 Page - STMicroelectronics

부품명 ST92F124
상세설명  8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TMEMULATED EEPROM, CAN 2.0B AND J1850 BLPD
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92F124 데이터시트(HTML) 421 Page - STMicroelectronics

Back Button ST92F124 Datasheet HTML 417Page - STMicroelectronics ST92F124 Datasheet HTML 418Page - STMicroelectronics ST92F124 Datasheet HTML 419Page - STMicroelectronics ST92F124 Datasheet HTML 420Page - STMicroelectronics ST92F124 Datasheet HTML 421Page - STMicroelectronics ST92F124 Datasheet HTML 422Page - STMicroelectronics ST92F124 Datasheet HTML 423Page - STMicroelectronics ST92F124 Datasheet HTML 424Page - STMicroelectronics ST92F124 Datasheet HTML 425Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 421 / 426 page
background image
421/426
ST92F124/F150/F250 - KNOWN LIMITATIONS
KNOWN LIMITATIONS (Cont’d)
The choice between Interrupt or DMA modes is
defined by the CP0D and CM0D bits (bit 6 and bit
3 in the IDMR register, R255 page 10/8).
CP0D : Capture 0 DMA Mask. Capture on REG0R
DMA is enabled when CP0D = 1.
CM0D: Compare 0 DMA Mask. Compare on
CMP0R DMA is enabled when CM0D = 1.
In DMA mode a DMA counter register and a DMA
address register define the location and the size of
the memory block (RAM or Reg. File) involved in
these transfers.
Each DMA transfer decreases the counter value.
When the counter reaches 0, an EndOfBlock
event occurs on the DMA controller. This event is
detected by the MFT which resets the CP0D or the
CM0D bit.
Limitation Description
If a MFT DMA request (for instance MFT1) occurs
when another peripheral DMA request is being
serviced (for instance MFT0), and if the MFT0
DMA corresponds to an End-of-Block, the MFT1
resets its DMA Mask bit even if the End-of-Block
signal is dedicated to the MFT0.
This limitation is due to wrong End-of-Block event
management by the MFT, it does not impact the
SCI and the I2C but they can be involved in the
limitation if:
– First peripheral requests a DMA transfer with
End-of-Block event,
– Other peripherals request a DMA transfer with a
higher priority level between the same two DMA
arbitrations. As a consequence, the MFT1 DMA
request is not serviced and a DMA transfer is
lost. This is also true for a Top Level Interrupt
(higher priority than DMA).
Arbitra-
MFT0
MFT1
End-Of
Output
Com-
pare
DMA
Request
DMA
Transfer
DMA
Transfer
End-of-Block
Interrupt
Routine
DMA
Request
The
next
Output
Compare
event generates an interrupt
and not a DMA request.
Interrupt
Request
Output
Compare
-Block
tion
CM0D
reset
CM0D
reset (1)
(1) The MFT1 CM0D bit should not be reset by the End-of-
Block signal unless its DMA request is being serviced.
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com