ST92F120JR6T datasheet(74/320 Pages) STMICROELECTRONICS

74 / 320 page

74/320

ST92F120 - INTERRUPTS

with the highest position in the chain, as shown in

Table 18

Table 18. Daisy Chain Priority

5.4.4 Dynamic Priority Level Modification

The main program and routines can be specifically

prioritized. Since the CPL is represented by 3 bits

in a read/write register, it is possible to modify dy-

namically the current priority value during program

execution. This means that a critical section can

have a higher priority with respect to other inter-

rupt requests. Furthermore it is possible to priori-

tize even the Main Program execution by modify-

ing the CPL during its execution. See Figure 33.

Figure 33. Example of Dynamic priority

level modification in Nested Mode

5.5 ARBITRATION MODES

The ST9 provides two interrupt arbitration modes:

Concurrent mode and Nested mode. Concurrent

mode is the standard interrupt arbitration mode.

Nested mode improves the effective interrupt re-

sponse time when service routine nesting is re-

quired, depending on the request priority levels.

The IAM control bit in the CICR Register selects

Concurrent Arbitration mode or Nested Arbitration

Mode.

5.5.1 Concurrent Mode

This mode is selected when the IAM bit is cleared

(reset condition). The arbitration phase, performed

during every instruction, selects the request with

the highest priority level. The CPL value is not

modified in this mode.

Start of Interrupt Routine

The interrupt cycle performs the following steps:

– All maskable interrupt requests are disabled by

clearing CICR.IEN.

– The PC low byte is pushed onto system stack.

– The PC high byte is pushed onto system stack.

– If ENCSR is set, CSR is pushed onto system

stack.

– The Flag register is pushed onto system stack.

– The PC is loaded with the 16-bit vector stored in

the Vector Table, pointed to by the IVR.

– If ENCSR is set, CSR is loaded with ISR con-

tents; otherwise ISR is used in place of CSR until

iret

instruction.

End of Interrupt Routine

The Interrupt Service Routine must be ended with

the iret instruction. The iret instruction exe-

cutes the following operations:

– The Flag register is popped from system stack.

– If ENCSR is set, CSR is popped from system

stack.

– The PC high byte is popped from system stack.

– The PC low byte is popped from system stack.

– All unmasked Interrupts are enabled by setting

the CICR.IEN bit.

– If ENCSR is reset, CSR is used instead of ISR.

Normal program execution thus resumes at the in-

terrupted instruction. All pending interrupts remain

pending until the next ei instruction (even if it is

executed during the interrupt service routine).

Note: In Concurrent mode, the source priority level

is only useful during the arbitration phase, where it

is compared with all other priority levels and with

the CPL. No trace is kept of its value during the

ISR. If other requests are issued during the inter-

rupt service routine, once the global CICR.IEN is

Highest Position

Lowest Position

INTA0 / Watchdog Timer

INTA1 / Standard Timer

INTB0 / Extended Function Timer 0

INTB1 / Extended Function Timer 1

INTC0 / EEPROM/F lash

INTC1 / SPI

INTD0 / RCCU

INTD1 / WKUP MGT

Multifunction Timer 0

JBLPD

I2C bus Interface

A/D Converter 0

A/D Converter 1

Multifunction Timer 1

Serial Communication Interface 0

Serial Communication Interface 1

Priority Level

MAIN

CPL is set to 5

CPL=7

MAIN

INT 6

CPL=6

INT6

CPL is set to 7

CPL6 > CPL5:

INT6 pending

INTERRUPT 6 HAS PRIORITY LEVEL 6

by MAIN program

ST92F120JR6T 데이터시트(PDF) 74 Page - STMicroelectronics

ST92F120JR6T 데이터시트(HTML) 74 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL