전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STA013 데이터시트(PDF) 7 Page - STMicroelectronics

부품명 STA013
상세설명  MPEG 2.5 LAYER III AUDIO DECODER
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA013 데이터시트(HTML) 7 Page - STMicroelectronics

Back Button STA013 Datasheet HTML 3Page - STMicroelectronics STA013 Datasheet HTML 4Page - STMicroelectronics STA013 Datasheet HTML 5Page - STMicroelectronics STA013 Datasheet HTML 6Page - STMicroelectronics STA013 Datasheet HTML 7Page - STMicroelectronics STA013 Datasheet HTML 8Page - STMicroelectronics STA013 Datasheet HTML 9Page - STMicroelectronics STA013 Datasheet HTML 10Page - STMicroelectronics STA013 Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 38 page
background image
SCLK_POL=0
SCLK_POL=4
DATA IGNORED
DATA VALID
SCKR
SCKR
SDI
BIT_EN
D98AU968A
DATA
IGNORED
Figure 6. Serial Input Interface Clocks
DATA
SOURCE
µP
MPEG
DECODER
IIC
D98AU912
IIC
SDO
SCKT
LRCKT
SERIAL AUDIO INTERFACE
SDI
SCKR
BIT_EN
XTO
DAC
RX
TX
XTI
FILT
PLL
OCLK
SCL
SDA
DATA_REQ
Figure 5. MPEG Decoder Interfaces.
2.2 - Serial Input Interface
STA013 receives the input data (MSB first)
thought the Serial Input Interface (Fig.5). It is a
serial communication interface connected to the
SDI (Serial Data Input) and SCKR (Receiver Se-
rial Clock).
The interface can be configured to receive data
sampled on both rising and falling edge of the
SCKR clock.
The BIT_EN pin, when set to low, forces the bit-
stream input interface to ignore the incoming
data. For proper operation Bit-EN line shold be
toggled only when SCR is stable low (for both
SCLK_POL configuration) The possible configu-
rations are described in Fig. 6.
2.3 - PLL & Clock Generator System
When STA013 receives the input clock, as de-
scribed in Section 2.1, and a valid layer III input
bit stream, the internal PLL locks, providing to the
DSP Core the master clock (DCLK), and to the
Audio Output Interface the nominal frequencies of
the incoming compressed bit stream. The STA013
PLL block diagram is described in Figure 7.
The audio sample rates are obtained dividing the
oversampling clock (OCLK) by software program-
mable factors. The operation is done by STA013
embedded software and it is transparent to the
user.
The STA013 PLL can drive directly most of the
commercial DACs families, providing an over
sampling clock, OCLK, obtained dividing the VCO
frequency with a software programmable dividers.
STA013 - STA013B - STA013T
7/38



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com