 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
56F827 데이터시트(PDF) 8 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
56F827 데이터시트(HTML) 8 Page - Freescale Semiconductor, Inc |
|
|
8 / 60 page  56F827 Technical Data, Rev. 12 8 Freescale Semiconductor Part 2 Signal/Connection Descriptions 2.1 Introduction The input and output signals of the 56F827 are organized into functional groups, as shown in Table 2-1 and as illustrated in Figure 2-1. Table 2-2 describes the signal or signals present on a pin. Table 2-1 Functional Group Pin Allocations Functional Group Number of Pins Power (VDD, VDDIO, VDDA or VDDA_ADC) (3,5,1,1) Ground (VSS, VSSIO, VSSA, orVSSA_ADC) (3,5,1,1) VPP 1 PLL and Clock 3 Address Bus1 16 Data Bus1 16 Bus Control 4 Quad Timer Module Ports1 4 JTAG/On-Chip Emulation (OnCE) 6 Dedicated General Purpose Input/Output 16 Synchronous Serial Interface (SSI) Port1 6 Serial Peripheral Interface (SPI) Port1 1. Alternately, GPIO pins 4 Serial Communications Interface1 (SCI0, SCI1) Port2 2. Alternately, SPI pins 4 Serial Communications Interface2 (SCI2) Port1 2 Analog to Digital Converter (ADC) 15 Programmable Chip Select (PCS)3 3. In addition, 2 Bus Control pins can be programmed as PCS[0-1]. 6 Interrupt and Program Control 5 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
