전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADIS16365/PCBZ 데이터시트(PDF) 6 Page - Analog Devices

부품명 ADIS16365/PCBZ
상세설명  Tri-Axis Inertial Sensor
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADIS16365/PCBZ 데이터시트(HTML) 6 Page - Analog Devices

Back Button ADIS16365/PCBZ Datasheet HTML 2Page - Analog Devices ADIS16365/PCBZ Datasheet HTML 3Page - Analog Devices ADIS16365/PCBZ Datasheet HTML 4Page - Analog Devices ADIS16365/PCBZ Datasheet HTML 5Page - Analog Devices ADIS16365/PCBZ Datasheet HTML 6Page - Analog Devices ADIS16365/PCBZ Datasheet HTML 7Page - Analog Devices ADIS16365/PCBZ Datasheet HTML 8Page - Analog Devices ADIS16365/PCBZ Datasheet HTML 9Page - Analog Devices ADIS16365/PCBZ Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 20 page
background image
ADIS16365
Preliminary Technical Data
Rev. PrA | Page 6 of 20
TIMING SPECIFICATIONS
TA = 25°C, VDD = +5 V, unless otherwise noted.
Table 2.
Fast Mode
(SMPL_PRD < 0x09)
Low Power Mode
(SMPL_PRD > 0x0A)
Burst Mode
Parameter
Description
Min1
Typ
Max
Min1
Typ
Max
Min1
Typ
Max
Unit
fSCLK
0.01
2.0
0.01
0.3
0.01
1.0
MHz
tSTALL
Stall period between data
9
75
1/fSCLK
μs
tCS
Chip select to clock edge
48.8
48.8
48.8
ns
tDAV
DOUT valid after SCLK edge
100
100
100
ns
tDSU
DIN setup time before SCLK rising edge
24.4
24.4
24.4
ns
tDHD
DIN hold time after SCLK rising edge
48.8
48.8
48.8
ns
tSCLKR, tSCLKF
SCLK Rise/Fall times
5
12.5
5
12.5
5
12.5
ns
tDF, tDR
DOUT rise/fall times
5
12.5
5
12.5
5
12.5
ns
tSFS
CS high after SCLK edge
5
5
5
ns
1Guaranteed by design, not tested.
TIMING DIAGRAMS
CS
SCLK
DOUT
DIN
1
2
3
4
5
6
15
16
W/R
A5
A4
A3
A2
D2
MSB
DB14
D1
LSB
DB13
DB12
DB10
DB11
DB2
LSB
DB1
tCS
tSFS
tDAV
tDSU
tDHD
Figure 2. SPI Timing and Sequence
CS
SCLK
DIN
W/R
A5
A4
A3
A2
A1
A0
DC7
DC6
DC5
DC4
DC3
DC2
DC1
DC0
DATA FRAME
WRITE = 1
READ = 0
REGISTER ADDRESS
DATA FOR WRITE COMMANDS
DON’T CARE FOR READ COMMANDS
W/R
A5
A4
A3
A2
A1
A0
DC7
DC6
DC5
DC4
DC3
DC2
DC1
DC0
DATA FRAME
tSTALL
DATA FROM PREVIOUS SEQUENCE
DOUT
Figure 3. DIN Bit Sequence
0x3E00
PREVIOUS
DON’T CARE
SUPPLY_OUT
XGYRO_OUT
ZTEMP_OUT
123
11
12
AUX_ADC
YGYRO_OUT
ZGYRO_OUT
45
SCLK
DOUT
DIN
CS
Figure 4. Burst Mode Read Sequence



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com