전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

T84C5112-RKRIL 데이터시트(PDF) 40 Page - ATMEL Corporation

부품명 T84C5112-RKRIL
상세설명  8-bit Microcontroller with A/D converter
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

T84C5112-RKRIL 데이터시트(HTML) 40 Page - ATMEL Corporation

Back Button T84C5112-RKRIL Datasheet HTML 36Page - ATMEL Corporation T84C5112-RKRIL Datasheet HTML 37Page - ATMEL Corporation T84C5112-RKRIL Datasheet HTML 38Page - ATMEL Corporation T84C5112-RKRIL Datasheet HTML 39Page - ATMEL Corporation T84C5112-RKRIL Datasheet HTML 40Page - ATMEL Corporation T84C5112-RKRIL Datasheet HTML 41Page - ATMEL Corporation T84C5112-RKRIL Datasheet HTML 42Page - ATMEL Corporation T84C5112-RKRIL Datasheet HTML 43Page - ATMEL Corporation T84C5112-RKRIL Datasheet HTML 44Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 97 page
background image
40
Rev. B - November 10, 2000
Preliminary
T80C5112
12. Serial Port Interface (SPI)
12.1. Introduction
The Serial Peripheral Interface module (SPI) which allows full-duplex, synchronous, serial communication between
the MCU and peripheral devices, including other MCUs.
12.2. Features
Features of the SPI module include the following:
·
Full-duplex, three-wire synchronous transfers
·
Master or Slave operation
·
Eight programmable Master clock rates
·
Serial clock with programmable polarity and phase
·
Master Mode fault error flag with MCU interrupt capability
·
Write collision flag protection
12.3. Signal Description
Figure 15 shows a typical SPI bus configuration using one Master controller and many Slave peripherals. The bus
is made of three wires connecting all the devices:
Figure 15. Typical SPI bus
The Master device selects the individual Slave devices by using four pins of a parallel port to control the four SS
pins of the Slave devices.
12.3.1. Master Output Slave Input (MOSI)
This 1-bit signal is directly connected between the Master Device and a Slave Device. The MOSI line is used to
transfer data in series from the Master to the Slave. Therefore, it is an output signal from the Master, and an input
signal to a Slave. A byte (8-bit word) is transmitted most significant bit (MSB) first, least significant bit (LSB)last.
Slave 1
MISO
MOSI
SCK
SS
0
1
2
3
Slave 3
Slave 4
Slave 2
VDD
Master



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com