전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

C161V 데이터시트(PDF) 21 Page - Siemens Semiconductor Group

부품명 C161V
상세설명  16-Bit CMOS Single-Chip Microcontrollers
PDF  260 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SIEMENS [Siemens Semiconductor Group]
홈페이지  http://www.siemens.com/
Logo SIEMENS - Siemens Semiconductor Group

C161V 데이터시트(HTML) 21 Page - Siemens Semiconductor Group

Back Button C161V_96 Datasheet HTML 17Page - Siemens Semiconductor Group C161V_96 Datasheet HTML 18Page - Siemens Semiconductor Group C161V_96 Datasheet HTML 19Page - Siemens Semiconductor Group C161V_96 Datasheet HTML 20Page - Siemens Semiconductor Group C161V_96 Datasheet HTML 21Page - Siemens Semiconductor Group C161V_96 Datasheet HTML 22Page - Siemens Semiconductor Group C161V_96 Datasheet HTML 23Page - Siemens Semiconductor Group C161V_96 Datasheet HTML 24Page - Siemens Semiconductor Group C161V_96 Datasheet HTML 25Page - Siemens Semiconductor Group Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 260 page
background image
Semiconductor Group
2-9
10Jul97@15:19h
Architectural Overview / C161
The on-chip XBUS is an internal representation of the external bus and allows to access integrated
application-specific peripherals/modules in the same way as external components. It provides a
defined interface for these customized peripherals.
The C161 derivatives have no X-Peripherals implemented.
Clock Generator
The on-chip clock generator provides the C161 with its basic clock signal that controls all activities
of the controller hardware. Its oscillator can either run with an external crystal and appropriate
oscillator circuitry (see also recommendations in chapter „Dedicated Pins“) or it can be driven by an
external oscillator. The oscillator either directly feeds the external clock signal to the controller
hardware (through buffers, of course) or divides the external clock frequency by 2. This resulting
internal clock signal is also referred to as “CPU clock”. Two separated clock signals are generated
for the CPU itself and the peripheral part of the chip. While the CPU clock is stopped during the idle
mode, the peripheral clock keeps running. Both clocks are switched off, when the power down
mode is entered.
Figure 2-3
Clock Generation Block Diagram
C161 Clock Generation Modes
1)
Prescaler operation. Default configuration after reset.
2)
Direct drive: the maximum frequency depends on the duty cycle of the external clock signal.
In emulation mode pin P0.15 (P0H.7) is inverted, ie. the configuration ’1XX’ would select
direct drive in emulation mode.
Reset Configuration
P0.15-13 (P0H.7-5)
CPU Frequency
External Clock Input
Range
1X
X
f
XTAL / 2
1)
2 to 32 MHz
0X
X
f
XTAL * 1
2)
1 to 16 MHz 2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com