전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ISO721 데이터시트(PDF) 12 Page - Texas Instruments

Click here to check the latest version.
부품명 ISO721
상세설명  3.3-V/5-V HIGH-SPEED DIGITAL ISOLATORS
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

ISO721 데이터시트(HTML) 12 Page - Texas Instruments

Back Button ISO721 Datasheet HTML 8Page - Texas Instruments ISO721 Datasheet HTML 9Page - Texas Instruments ISO721 Datasheet HTML 10Page - Texas Instruments ISO721 Datasheet HTML 11Page - Texas Instruments ISO721 Datasheet HTML 12Page - Texas Instruments ISO721 Datasheet HTML 13Page - Texas Instruments ISO721 Datasheet HTML 14Page - Texas Instruments ISO721 Datasheet HTML 15Page - Texas Instruments ISO721 Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 24 page
background image
DEVICE INFORMATION
DEVICE I/O SCHEMATIC
13 W
8 W
VCC2
EN
1MW
Enable
VCC2
500 W
VCC2
Output
OUT
IN
1MW
Input
VCC1
VCC1
500 W
VCC1
ISO721M-EP
SLLS882 – JUNE 2008....................................................................................................................................................................................................... www.ti.com
PACKAGE CHARACTERISTICS
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
L(101) Minimum air gap (Clearance) (1)
Shortest terminal to terminal distance through air
4.8
mm
Shortest terminal to terminal distance across the
L(102) Minimum external tracking (Creepage)
4.3
mm
package surface
Tracking resistance (comparative tracking
CTI
DIN IEC 60112/VDE 0303 Part 1
≥ 175
V
index)
Minimum internal gap (internal clearance)
Distance through insulation
0.008
mm
Input to output, VIO = 500 V, all pins on each side
of the barrier tied together creating a two-terminal
>1012
Ω
device, TA < 100 °C
RIO
Isolation resistance
Input to output, VIO = 500 V,
>1011
Ω
100°C
≤ TA< TA max.
Barrier capacitance
CIO
VI = 0.4 sin (4E6πt)
1
pF
Input-to-output
CI
Input capacitance to ground
VI = 0.4 sin (4E6πt)
1
pF
(1)
Creepage and clearance requirements are applied according to the specific equipment isolation standards of an application. Care should
be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the
printed circuit board do not reduce this distance.
Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation
Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
IEC 60664-1 RATINGS TABLE
PARAMETER
TEST CONDITIONS
SPECIFICATION
Basic isolation group
Material group
IIIa
Rated mains voltage
≤150 VRMS
I-IV
Installation classification
Rated mains voltage
≤300 VRMS
I-III
Equivalent Input and Output Schematic Diagrams
12
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): ISO721M-EP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com