전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TPD4E004DRLR 데이터시트(PDF) 6 Page - Texas Instruments

부품명 TPD4E004DRLR
상세설명  4-CHANNEL ESD-PROTECTION ARRAY FOR HIGH-SPEED DATA INTERFACES
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TPD4E004DRLR 데이터시트(HTML) 6 Page - Texas Instruments

Back Button TPD4E004DRLR Datasheet HTML 2Page - Texas Instruments TPD4E004DRLR Datasheet HTML 3Page - Texas Instruments TPD4E004DRLR Datasheet HTML 4Page - Texas Instruments TPD4E004DRLR Datasheet HTML 5Page - Texas Instruments TPD4E004DRLR Datasheet HTML 6Page - Texas Instruments TPD4E004DRLR Datasheet HTML 7Page - Texas Instruments TPD4E004DRLR Datasheet HTML 8Page - Texas Instruments TPD4E004DRLR Datasheet HTML 9Page - Texas Instruments TPD4E004DRLR Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
www.ti.com
APPLICATION INFORMATION
IO3
IO4
GND
IO2
IO1
0.1 µF
V
CC
USB
Controller
R
T
V
BUS
D+
D–
GND
V
BUS
D+
D–
GND
Detailed Description
TPD4E004
4-CHANNEL ESD-PROTECTION ARRAY
FOR HIGH-SPEED DATA INTERFACES
SLVS729A – FEBRUARY 2008 – REVISED FEBRUARY 2008
When placed near the connector, the TPD4E004 ESD solution offers little or no signal distortion during normal
operation due to low I/O capacitance and ultra-low leakage current specifications. The TPD4E004 ensures that
the core circuitry is protected and the system is functioning properly in the event of an ESD strike. For proper
operation, the following layout/design guidelines should be followed:
1. Place the TPD4E004 solution close to the connector. This allows the TPD4E004 to take away the energy
associated with ESD strike before it reaches the internal circuitry of the system board.
2. Place a 0.1-
µF capacitor very close to the V
CC pin. This limits any momentary voltage surge at the IO pin
during the ESD strike event.
3. Make sure that there is enough metallization for the VCC and GND loop. During normal operation, the
TPD4E004 consumes nA leakage current. But during the ESD event, VCC and GND may see 15 µA to 30 µA
of current, depending on the ESD level. Sufficient current path enables safe discharge of all the energy
associated with the ESD strike.
4. Leave the unused IO pins floating.
5. The VCC pin can be connected in two different ways:
a.
If the VCC pin is connected to the system power supply (a 0.1-µF capacitor at VCC is recommended for
ESD bypass), the TPD4E004 works as a transient voltage suppressor for any signal swing above VCC +
Vd.
b.
If the VCC pin is not connected to system power supply (a 0.1-µF capacitor is still recommended at the
VCC pin for ESD bypass), the TPD4E004 can tolerate higher signal swing in the range up to VBR. Note
that initially the bypass capacitor is charged by the signals through clamp diode.
6
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): TPD4E004



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com