| 전자부품 데이터시트 검색엔진 |
|
TS507CLT 데이터시트(PDF) 16 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TS507CLT 데이터시트(HTML) 16 Page - STMicroelectronics |
|
16 / 20 page ![]() Application note TS507 16/20 3.2 In-the-loop-compensation technique The second technique is called the in-the-loop-compensation technique, because the additional components (a resistor and a capacitor) used to improve the stability are inserted in the feedback loop (see Figure 30). Figure 30. In-the-loop compensation schematics This compensation method allows, by a good choice of compensation components, to compensate the original pole (caused by the capacitive load), and thus to improve stability. The main drawback of this circuit is the reduction of the output swing, because the isolation resistor is in the signal path. Table 6 helps you to choose the best compensation components for different ranges of load capacitors (and with RL = 10 kΩ) in voltage follower configuration. Table 6. Best compensation components for different load capacitor ranges in voltage follower configuration for TS507 (with RL = 10 kΩ) Load capacitor range RIL (kΩ)CIL (pF) Minimum gain margin (dB)(1) 1. Parameter guaranteed by design at 25°C. Minimum phase margin (degree)(1) 10 pF to 100 pF 1 250 17 55 100 pF to 1 nF 1 250 16 42 1 nF to 10 nF 1 630 11 27 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |