| 전자부품 데이터시트 검색엔진 |
|
USB6B1 데이터시트(PDF) 4 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
USB6B1 데이터시트(HTML) 4 Page - STMicroelectronics |
|
4 / 9 page ![]() Technical information USB6B1 4/9 2 Technical information 2.1 Surge protection The USB6B1 is optimized to perform surge protection based on the rail to rail topology. The clamping voltage VCL can be estimated as follow: VCL+ = VCC + VF for positive surges VCL - = - VF for negative surges with: VF =Vt + rd.Ip VF = forward drop voltage, Vt = forward drop threshold voltage Note: The estimations do not take into account phenomena due to parasitic inductances. 2.2 How to ensure good ESD protection While the USB6B1 provides a high immunity to ESD surge, an efficient protection depends on the layout of the board. In the same way, with the rail to rail topology, the track from the VCC pin to the power supply and from the GND pin to GND voltage must be as short as possible to avoid overvoltages due to parasitic phenomena (see Figure 4.) It’s often harder to connect the power supply near to the USB6B1 unlike the ground thanks to the ground plane that allows a short connection. To ensure the same efficiency for positive surges when the connections can’t be short enough, we recommend to putting a 100 nF c apacitor close to the USB6B1 between VCC and ground to prevvent these kinds of overvoltage disturbances (see Figure 5.) The addition of this capacitor offers better protection by providing a constant voltage during the surge. Figure 6. shows the improvement of the ESD protection according to the recommendations described above. Important: An imortant precaution to take is to put the protection device closer to the disturbance source (generally the connection). Figure 4. Surge behavior Figure 5. ESD behavior: optimized layout and addition of a 100 nF capacitor Lw VI/O ESD SURGE GND I/O +Vcc Vf Lw di dt Lw di dt Vcl+ = Vcc+Vf+Lw di dt surge >0 -Vf- Lw di dt surge <0 Vcl- = t tr=1ns Vcc+Vf Lw di dt Vcl+ POSITIVE SURGE -Lw di dt t tr=1ns -Vf Vcl- NEGATIVE SURGE REF1=GND VI/O ESD SURGE I/O REF2=+Vcc C=100nF Lw Vcl+ = Vcc+Vf -Vf surge >0 surge <0 Vcl- = t Vcl+ POSITIVE SURGE t Vcl- NEGATIVE SURGE |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |