전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM1403ASMQ6F 데이터시트(PDF) 27 Page - STMicroelectronics

부품명 STM1403ASMQ6F
상세설명  3 V FIPS-140 security supervisor with battery switchover
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM1403ASMQ6F 데이터시트(HTML) 27 Page - STMicroelectronics

Back Button STM1403ASMQ6F Datasheet HTML 23Page - STMicroelectronics STM1403ASMQ6F Datasheet HTML 24Page - STMicroelectronics STM1403ASMQ6F Datasheet HTML 25Page - STMicroelectronics STM1403ASMQ6F Datasheet HTML 26Page - STMicroelectronics STM1403ASMQ6F Datasheet HTML 27Page - STMicroelectronics STM1403ASMQ6F Datasheet HTML 28Page - STMicroelectronics STM1403ASMQ6F Datasheet HTML 29Page - STMicroelectronics STM1403ASMQ6F Datasheet HTML 30Page - STMicroelectronics STM1403ASMQ6F Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 34 page
background image
STM1403
DC and AC parameters
27/35
Reset thresholds
VRST
(9)
Reset threshold
T
VCC falling
3.00
3.075
3.15
V
VCC rising
3.00
3.085
3.17
V
S
VCC falling
2.85
2.925
3.00
V
VCC rising
2.85
2.935
3.02
V
R
VCC falling
2.55
2.625
2.70
V
VCC rising
2.55
2.635
2.72
V
trec
RST pulse width
140
200
280
ms
Push-button reset input
tMLMH
tMR
MR pulse width
100
ns
tMLRL
tMRD
MR to RST output delay
60
500
ns
1.
Valid for ambient operating temperature: TA = –40 to 85°C; VCC = VRST (max) to 3.6 V; and VBAT = 2.8 V (except where
noted); typical values are for 3.3 V and 25°C.
2.
VCC supply current, logic input leakage, push-button reset functionality, PFI functionality, state of RST tested at
VBAT = 3.6 V, and VCC = 3.6 V. The state of RST and PFO is tested at VCC = VCC (min). VBAT is voltage measured at the
pin.
3.
Tested at VBAT = 3.6 V, VCC = 3.5 V and 0 V.
4.
Guaranteed by design.
5.
The leakage current measured on the RST, SAL, PFO, and BLD pins are tested with the output not asserted (output high
impedance).
6.
When VBAT > VCC > VSW, VOUT remains connected to VCC until VCC drops below VSW.
7.
When VSW > VCC > VBAT, VOUT remains connected to VCC until VCC drops below the battery voltage (VBAT) – 75 mV.
8.
Maximum external capacitive load on VREF pin cannot exceed 1nF.
9.
The reset threshold tolerance is wider for VCC rising than for VCC falling due to the 10 mV (typ) hysteresis, which prevents
internal oscillation.
Table 6.
DC and AC characteristics (continued)
Sym
Alter-
native
Description
Test condition(1)
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com