전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STMPE811 데이터시트(PDF) 9 Page - STMicroelectronics

부품명 STMPE811
상세설명  8-bit port expander with advanced touchscreen controller
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STMPE811 데이터시트(HTML) 9 Page - STMicroelectronics

Back Button STMPE811_08 Datasheet HTML 5Page - STMicroelectronics STMPE811_08 Datasheet HTML 6Page - STMicroelectronics STMPE811_08 Datasheet HTML 7Page - STMicroelectronics STMPE811_08 Datasheet HTML 8Page - STMicroelectronics STMPE811_08 Datasheet HTML 9Page - STMicroelectronics STMPE811_08 Datasheet HTML 10Page - STMicroelectronics STMPE811_08 Datasheet HTML 11Page - STMicroelectronics STMPE811_08 Datasheet HTML 12Page - STMicroelectronics STMPE811_08 Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 54 page
background image
STMPE811
I2C interface
9/54
4.1
I2C features
The features that are supported by the I2C interface are listed below:
I2C slave device
Operates at 1.8 V
Compliant to Philips I2C specification version 2.1
Supports standard (up to 100 Kbps) and fast (up to 400 Kbps) modes
Start condition
A Start condition is identified by a falling edge of SDATA while SCLK is stable at high state.
A Start condition must precede any data/command transfer. The device continuously
monitors for a Start condition and does not respond to any transaction unless one is
encountered.
Stop condition
A Stop condition is identified by a rising edge of SDATA while SCLK is stable at high state. A
Stop condition terminates communication between the slave device and the bus master. A
read command that is followed by NoAck can be followed by a Stop condition to force the
slave device into idle mode. When the slave device is in idle mode, it is ready to receive the
next I2C transaction. A Stop condition at the end of a write command stops the write
operation to registers.
Acknowledge bit
The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter
releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls
the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave
the SDATA in high state if it does not acknowledge the receipt of the data.
Table 6.
I2C timing
Symbol
Parameter
Min
Typ
Max
Uni
fSCL
SCL clock frequency
0
400
kHz
tLOW
Clock low period
1.3
μ
s
tHIGH
Clock high period
600
ns
tF
SDA and SCL fall time
300
ns
tHD:STA
START condition hold time (after this
period the first clock is generated)
600
ns
tSU:STA
START condition setup time (only relevant
for a repeated start period)
600
ns
tSU:DAT
Data setup time
100
ns
tHD:DAT
Data hold time
0
μ
s
tSU:STO
STOP condition setup time
600
ns
tBUF
Time the bus must be free before a new
transmission can start
1.3
μ
s



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com