| 전자부품 데이터시트 검색엔진 |
|
STM1404CSNDQ6F 데이터시트(PDF) 7 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM1404CSNDQ6F 데이터시트(HTML) 7 Page - STMicroelectronics |
|
7 / 35 page ![]() STM1404 Description 7/36 Figure 1. Logic diagram 1. VREF only for STM1404A; VTPU for STM1404B/C. 2. Normal mode: low when VOUT is internally switched to VCC and High when VOUT is internally switched to battery. 3. SAL, RST, PFO, and BLD are open drain. Note: See Section 2: Pin descriptions on page 11 for details. Table 2. Signal names Vccsw(1) 1. Normal mode: low when VOUT is internally switched to VCC and high when VOUT is internally switched to battery. VCC switch output MR Manual (push-button) reset input PFI Power-fail input TP1 - TP4 Independent physical tamper detect pins 1 through 4 VOUT Supply voltage output RST(2) 2. SAL, RST, PFO, and BLD are open drain. Active-low reset output PFO(2) Power-fail output SAL(2) Security alarm output BLD(2) Battery low voltage detect VREF (3) 3. VREF only for STM1404A; VTPU for STM1404B/C. 1.237 V reference voltage VTPU (3) Tamper pull-up (VCC or VBAT) VBAT Backup supply voltage VCC Supply voltage VSS Ground AI09682a VCC VBAT STM1404 VSS VOUT VREF or VTPU (1) VCCSW (2) MR SAL(3) BLD(3) PFI TP1 (NH) TP2 (NL) TP3 (NH) TP4 (NL) PFO(3) RST(3) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |