| 전자부품 데이터시트 검색엔진 |
|
AIS326DQ 데이터시트(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AIS326DQ 데이터시트(HTML) 13 Page - STMicroelectronics |
|
13 / 49 page ![]() AIS326DQ Mechanical and electrical specifications 13/49 2.3 Communication interface characteristics 2.3.1 SPI - serial peripheral interface Subject to general operating conditions for Vdd and TOP. Figure 3. SPI slave timing diagram (2) 2. Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both input and output port 3. When no communication is on-going, data on CS, SPC, SDI and SDO are driven by internal pull-up resistors Table 5. SPI slave timing values Symbol Parameter Value(1) 1. Values are guaranteed at 8 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production Unit Min Max tc(SPC) SPI clock cycle 125 ns fc(SPC) SPI clock frequency 8 MHz tsu(CS) CS setup time 5 ns th(CS) CS hold time 10 tsu(SI) SDI input setup time 5 th(SI) SDI input hold time 15 tv(SO) SDO valid output time 55 th(SO) SDO output hold time 7 tdis(SO) SDO output disable time 50 SPC CS SDI SDO tsu(CS) tv(SO) th(SO) th(SI) tsu(SI) th(CS) tdis(SO) tc(SPC) MSB IN MSB OUT LSB OUT LSB IN (3) (3) (3) (3) (3) (3) (3) (3) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |