| 전자부품 데이터시트 검색엔진 |
|
ESDALC6V1C2 데이터시트(PDF) 5 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ESDALC6V1C2 데이터시트(HTML) 5 Page - STMicroelectronics |
|
5 / 7 page ![]() ESDALC6V1C2 Ordering information 5/7 Figure 9. Flip-Chip tape and reel specifications In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com. 4 Ordering information Figure 7. Flip-Chip footprint Figure 8. Marking Copper pad Diameter : 250µm recommended , 300µm max Solder stencil opening : 330µm Solder mask opening recommendation : 340µm min for 315µm copper pad diameter Dot, ST logo xx = marking yww = datecode (y = year ww = week) z = manufacturing location x y x w z w E Dot identifying Pin A1 location User direction of unreeling All dimensions in mm 4 ± 0.1 4 ± 0.1 Ø 1.5 ± 0.1 0.73 ± 0.05 xxz yww ST xxz yww ST xxz yww ST E E E Part number Marking Package Weight Base qty Delivery mode ESDALC6V1C2 ED Flip-Chip 2.1 mg 5000 Tape and reel |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |