| 전자부품 데이터시트 검색엔진 |
|
L6722 데이터시트(PDF) 23 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6722 데이터시트(HTML) 23 Page - STMicroelectronics |
|
23 / 34 page ![]() L6722 9 Output voltage monitor and protections 23/34 Figure 12. output voltage protections and typical principle connections 9.4 Feedback disconnection Output voltage i monitored by the device in two different points: ● Remotely, through the remote buffer, across VSEN ● Locally across the CS- pin (negligibly offset by ). By comparing the voltage present at these two different locations, L6722 is able to understand if the output voltage feedback is connected. When CS- is more than 1.375V higher than VSEN, (See Figure 13) the device stops switching with the low side mosfets permanently ON and drives high the FAULT pin. The condition is latched until VCC or INH cycled. Figure 13. Feedback disconnection VCC +12V +5V SB Vcc UVLO OVP UVLO VCC Preliminary OVP Enabled FBR Monitored No Protection Provided (INH = Free) OVP Protection VSEN Monitored (INH = 0) Preliminary OVP FBR Monitor R D I CS ⋅ L2 L1 L3 DCR1 DCR2 DCR3 CD RD RD RD RG PHASE3 PHASE2 PHASE1 VOUT IINFO CS_DROOP+ CS_DROOP- FB IDROOP x 3 RF CF RFB COMP VSEN FBR FBG VID FB_DISCONNECTED 1V |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |