L6728 datasheet(15/31 Pages) STMICROELECTRONICS

15 / 31 page

L6728

Application details

15/31

Application details

10.1

Compensation network

The control loop showed in Figure 5 is a voltage mode control loop. The output voltage is

regulated to the internal reference (when present, offset resistor between FB node and GND

can be neglected in control loop calculation).

Error Amplifier output is compared to oscillator saw-tooth waveform to provide PWM signal

to the driver section. PWM signal is then transferred to the switching node with VIN

amplitude. This waveform is filtered by the output filter.

The converter transfer function is the small signal transfer function between the output of the

EA and VOUT. This function has a double pole at frequency FLC depending on the L-COUT

resonance and a zero at FESR depending on the output capacitor ESR. The DC Gain of the

modulator is simply the input voltage VIN divided by the peak-to-peak oscillator voltage

∆V

OSC.

Figure 5.

PWM control loop

The compensation network closes the loop joining VOUT and EA output with transfer

function ideally equal to -Z

F/ZFB.

Compensation goal is to close the control loop assuring high DC regulation accuracy, good

dynamic performances and stability. To achieve this, the overall loop needs high DC gain,

high bandwidth and good phase margin.

High DC gain is achieved giving an integrator shape to compensation network transfer

function. Loop bandwidth (F0dB) can be fixed choosing the right RF/RFB ratio, however, for

stability, it should not exceed FSW/2π. To achieve a good phase margin, the control loop gain

has to cross 0 dB axis with -20 dB/decade slope.

As an example, Figure 6 shows an asymptotic bode plot of a type III compensation.

OUT

ESR

OSC

∆V

OSC

OUT

REF

PWM

COMPARATOR

ERROR

AMPLIFIER

L6728 데이터시트(PDF) 15 Page - STMicroelectronics

L6728 데이터시트(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

데이터시트 다운로드

링크 URL