| 전자부품 데이터시트 검색엔진 |
|
M48Z129V 데이터시트(PDF) 5 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M48Z129V 데이터시트(HTML) 5 Page - STMicroelectronics |
|
5 / 16 page ![]() 5/16 M48Z129Y*, M48Z129V Figure 4. Block Diagram OPERATION MODES The M48Z129Y/V also has its own Power-Fail De- tect circuit. This control circuitry constantly moni- tors the supply voltage for an out of tolerance condition. When VCC is out of tolerance, the circuit write protects the SRAM, providing data security in the midst of unpredictable system operation. As VCC falls, the control circuitry automatically switch- es to the battery, maintaining data until valid power is restored. Table 2. Operating Modes Note: X = VIH or VIL; VSO = Battery Back-up Switchover Voltage. 1. See Table 10., page 12 for details. AI03608 RST VSS VOLTAGE SENSE AND SWITCHING CIRCUITRY 131,072 x 8 SRAM ARRAY A0-A16 DQ0-DQ7 E W G POWER VCC BL E INTERNAL BATTERY Mode VCC E G W DQ0-DQ7 Power Deselect 4.5 to 5.5V or 3.0to 3.6V VIH X X High Z Standby WRITE VIL X VIL DIN Active READ VIL VIL VIH DOUT Active READ VIL VIH VIH High Z Active Deselect VSO to VPFD (min) (1) X X X High Z CMOS Standby Deselect ≤ VSO(1) X X X High Z Battery Back-up Mode |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |