| 전자부품 데이터시트 검색엔진 |
|
TS472 데이터시트(PDF) 20 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TS472 데이터시트(HTML) 20 Page - STMicroelectronics |
|
20 / 24 page ![]() Package mechanical data TS472 20/24 6 Package mechanical data In order to meet environmental requirements, STMicroelectronics offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an STMicroelectronics trademark. ECOPACK specifications are available at: www.st.com. 6.1 Flip-chip package Figure 43. TS472 footprint recommendation Figure 44. Pin-out (top view) Pad in Cu 18 μm with Flash NiAu (2-6μm, 0.2μm max.) 150 μm min. 500 μm 500 μm Φ=250μm Φ=400μm typ. 75µm min. 100 μm max. Track Non Solder mask opening Φ=340μm min. Pad in Cu 18 μm with Flash NiAu (2-6μm, 0.2μm max.) 150 μm min. 500 μm 500 μm Φ=250μm Φ=400μm typ. 75µm min. 100 μm max. Track Non Solder mask opening Φ=340μm min. A C B 1 2 3 D IN+ IN- GND OUT+ C2 C1 OUTPUT BIAS GS VCC OUT- STDBY BYPASS A C B 1 2 3 D IN+ IN- GND OUT+ C2 C1 OUTPUT BIAS GS VCC OUT- STDBY STDBY BYPASS Balls are underneath |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |