 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST6255CB1/XXX 데이터시트(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST6255CB1/XXX 데이터시트(HTML) 21 Page - STMicroelectronics |
|
|
21 / 86 page  21/86 ST62T55C ST62T65C/E65C CLOCK SYSTEM (Cont’d) Oscillator Control Registers Address: DCh — Write only Reset State: 00h Bit 7-4. These bits are not used. Bit 3. Reserved. Cleared at Reset. Must be kept cleared. Bit 2. Reserved. Must be kept low. RS1-RS0. These bits select the division ratio of the Oscillator Divider in order to generate the inter- nal frequency. The following selctions are availa- ble: Note: Care is required when handling the OSCR register as some bits are write only. For this rea- son, it is not allowed to change the OSCR contents while executing interrupt service routine, as the service routine cannot save and then restore its previous content. If it is impossible to avoid the writing of this register in interrupt service routine, an image of this register must be saved in a RAM location, and each time the program writes to OSCR it must write also to the image register. The image register must be written first, so if an inter- rupt occurs between the two instructions the OSCR is not affected. 70 --- - OSCR 3 -RS1 RS0 RS1 RS0 Division Ratio 0 0 1 1 0 1 0 1 1 2 4 4 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
