전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADE3800 데이터시트(PDF) 119 Page - STMicroelectronics

부품명 ADE3800
상세설명  Analog LCD Display Engine for XGA and SXGA Resolutions with Embedded LVDS and RSDS Transmitters
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ADE3800 데이터시트(HTML) 119 Page - STMicroelectronics

Back Button ADE3800_05 Datasheet HTML 115Page - STMicroelectronics ADE3800_05 Datasheet HTML 116Page - STMicroelectronics ADE3800_05 Datasheet HTML 117Page - STMicroelectronics ADE3800_05 Datasheet HTML 118Page - STMicroelectronics ADE3800_05 Datasheet HTML 119Page - STMicroelectronics ADE3800_05 Datasheet HTML 120Page - STMicroelectronics ADE3800_05 Datasheet HTML 121Page - STMicroelectronics ADE3800_05 Datasheet HTML 122Page - STMicroelectronics ADE3800_05 Datasheet HTML 123Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 138 page
background image
119/138
ADE3800
Register Description by Block
4.20 Pulse Width Modulation (PWM)
The Pulse Width Modulation block generates two signals that can be used to control backlight
inverter switching power components directly. It is derived from XCLK and can be powered up
independently of the DOTCLK and INCLK domains. The frequency, duty cycle, polarity and overlap/
non-overlap are programmable. The output frequency can be free-running or locked to the output
vsync signal.
Table 43: PWM Registers (Sheet 1 of 2)
Register Name
Addr
Mode
Bits
Default
Description
PWM_CTRL0
01A0
R
[7]
00
PWM status
0*: unlocked
1: locked
R/W
[6]
0*: lock to CYCLES_PER_FRAME from the
free-running state machine
1: lock to CYCLES_PER_FRAME register
setting
R/W
[5]
PWM_A polarity
0*: active low
1: active high
R/W
[4]
PWM_B polarity
0*: active low
1: active high
R/W
[3]
0*: normal operation
1: force both PWM outputs to polarity settings
of bits 5 and 4
R/W
[2]
0*: change period or duty cycle at the end of
the current cycle
1: smooth change, period or duty cycle
increment/decrement every
PWM_STEP_DELAY cycle
R/W
[1]
0*: free-running
1: lock to out_vsync
R/W
[0]
0*: disable PWM output
1: enable PWM output
PWM_CTRL1
01A1
R/W
[7:4]
00
Lock 2
nd order gain (power of 2)
0*: max
3: typical
F: min.
R/W
[3:0]
Lock gain (power of 2)
0*: max
6: typical
F: min.
PWM_PERIOD_L
PWM_PERIOD_U
01A2
01A3
R/W
R/W
[7:0]
[7:0]
00
00
Period-2 in free-running mode, in XCLKs
PWM_DUTY_L
PWM_DUTY_U
01A4
01A5
R/W
R/W
[7:0]
[7:0]
00
00
Duty cycle of PWM in XCLKs
PWM_OVERLAP_L
PWM_OVERLAP_U
01A6
01A7
R/W
R/W
[7:0]
[7:0]
00
00
Non-overlap of PWMs in XCLKs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com