STE2002DIE1 datasheet(22/61 Pages) STMICROELECTRONICS

22 / 61 page

Instruction set

STE2002

22/61

4.3

Memory blanking procedure

This instruction allows to fill the memory with "blank" patterns, in order to delete patterns

randomly generated in memory when starting up the device. This instruction substitutes

(128X13) single "write" instructions. It is possible to program "Memory Blanking Procedure"

only under the following conditions:

- PD bit

= 0

The end of the procedure will be notified on the BSY_FLG pad going HIGH (while LOW the

procedure is running). Any instruction programmed with BSY_FLG LOW will be ignored that

is, no instruction can be programmed for a period equivalent to 128X13 internal write cycles

(128X13X1/fclock). The start of Memory blanking procedure will be between one and two

fclock cycles from the last active edge (E rising edge for the parallel interface, last SCLK

rising edge for the Serial interface, last SCL rising edge for the I2C interface).

4.4

Checker board procedure

This instruction allows to fill the memory with "checker-board" pattern. It is mainly intended

to developers, who can now simply obtain complex module test configuration by means of a

single instruction. It is possible to program "Checker Board Procedure" only under the

following conditions:

–PD bit = 0

The end of the procedure will be notified on the BSY_FLG pad going HIGH, while LOW the

procedure is running. Any instruction programmed with BSY_FLG LOW will be ignored, that

is, no instruction can be programmed for a period equivalent to 128X13 internal write cycles

(128X13X1/fclock). The start of Memory blanking procedure will be between one and two

fclock cycles from the last active edge (E rising edge for the parallel interface, last SCLK

rising edge for the Serial interface, last SCL rising edge for the I2C interface).

4.5

Scrolling function

The STE2002 can scroll the graphics display in units of raster-rows. The scrolling function is

achieved changing the correspondence between the rows of the logical memory map and

the output row drivers. The scroll function doesn't affect the data ram content. It is only

related to the visualization process. The information output on the drivers is related to the

row reading sequence (the 1st row read is output on R0, the 2nd on R1 and so on). Scrolling

means reading the matrix starting from a row that is sequentially increased or decreased.

After every scrolling command the offset between the memory address and the memory

scanning pointer is increased or decreased by one. The offset range changes in accordance

with MUX Rate. After 80th/81th scrolling commands in MUX 81 mode, or after the 64th/65th

scrolling commands in mux 65 mode, or after 48nd/49rd scrolling command in MUX 49

mode, or after 32nd/33rd scrolling command in MUX 33 mode, the offset between the

memory address and the memory scanning pointer is again zero (Cyclic Scrolling).

A Reset Scrolling Pointer instruction can be executed to force to zero the offset between the

memory address and the memory scanning pointer

The Icon Row is not scrolled if ICON MODE =1. If ICON MODE=0 the last row is like a

general purpose row and it is scrolled as other rows.

If the DIR Bit is set to a logic zero the offset register is increased by one and the raster is

scrolled from top down. If the DIR Bit is set to a logic one the offset register is decreased by

one and the raster is scrolled from bottom-up.

STE2002DIE1 데이터시트(PDF) 22 Page - STMicroelectronics

STE2002DIE1 데이터시트(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

데이터시트 다운로드

링크 URL