전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STW8019 데이터시트(PDF) 28 Page - STMicroelectronics

부품명 STW8019
상세설명  Mobile video DENC
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW8019 데이터시트(HTML) 28 Page - STMicroelectronics

Back Button STW8019 Datasheet HTML 24Page - STMicroelectronics STW8019 Datasheet HTML 25Page - STMicroelectronics STW8019 Datasheet HTML 26Page - STMicroelectronics STW8019 Datasheet HTML 27Page - STMicroelectronics STW8019 Datasheet HTML 28Page - STMicroelectronics STW8019 Datasheet HTML 29Page - STMicroelectronics STW8019 Datasheet HTML 30Page - STMicroelectronics STW8019 Datasheet HTML 31Page - STMicroelectronics STW8019 Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 66 page
background image
STw8009/STw8019
Control registers
27/65
setup_main: pedestal
0 = Blanking level and black level are identical on all lines.
(e.g.: Argentinian PAL-N, Japan NTSC-M, PAL-BDGHI)
(*) 1 = Black level is 7.5 IRE above blanking level on all lines outside VBI
(e.g. Paraguayan and Uruguayan PAL-N).
In all cases, gain factor is adjusted to obtain the required levels for chrominance.
Note:
Depending on the different output configurations chosen by programming bit from
dac12_conf, pedestal is automatically selected on it.
nintrl: non-interlaced mode select
(*) 0 = interlaced mode (625/50 or 525/60 system)
1 = non-interlaced mode(2x312/50 or 2x262/60 system)
enrst: cyclic update of DDFS phase
(*) 0 = no cyclic subcarrier phase reset
1 = cyclic subcarrier phase reset depending of valrst1 and valrst0 (see below)
bursten: chrominance burst control
0 = burst is turned off on CVBS, chrominance output is not affected
(*) 1 = burst is enabled
selrst: selects set of reset values for Direct Digital Frequency Synthesizer accumulator
(*) 0 = hardware reset values for phase of subcarrier oscillator (see description of
registers 13 and14 for values)
1 = loaded reset values selected (see contents of registers 13 and 14)
rstosc_buf: software phase reset of DDFS (Direct Digital Frequency Synthesizer) buffer
(*) 0
1 = when a 0-to-1 transition occurs either the hard-wired default phase value or the
value loaded in Reg. 13-14 (according to bit ‘selrst’) is put to the phase buffer. This
value is then loaded into accumulator (phase of sub-carrier) when the bits
‘ph_rst_mode’ from register 8 are programmed or when standard changes or when a
soft reset occur.
Note:
Bit ‘rstosc_buf’ is automatically set back to ‘0’ after the buffer is loaded.
valrst [1:0]
Note: valrst[1:0] is taken into account only if bit ‘enrst’ is set.
REGISTER 2
configuration2
Address: 0x0002
Type: R/W
content
nintrl
enrst
bursten
xxx
selrst
rstosc_
buf
valrst1
valrst0
default
00
1000
00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com