전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M95010 데이터시트(PDF) 22 Page - STMicroelectronics

부품명 M95010
상세설명  4 Kbit, 2 Kbit and 1 Kbit serial SPI bus EEPROM with high-speed clock
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M95010 데이터시트(HTML) 22 Page - STMicroelectronics

Back Button M95010 Datasheet HTML 18Page - STMicroelectronics M95010 Datasheet HTML 19Page - STMicroelectronics M95010 Datasheet HTML 20Page - STMicroelectronics M95010 Datasheet HTML 21Page - STMicroelectronics M95010 Datasheet HTML 22Page - STMicroelectronics M95010 Datasheet HTML 23Page - STMicroelectronics M95010 Datasheet HTML 24Page - STMicroelectronics M95010 Datasheet HTML 25Page - STMicroelectronics M95010 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 42 page
background image
Instructions
M95040, M95020, M95010
22/42
6.6
Write to Memory Array (WRITE)
As shown in Figure 12, to send this instruction to the device, Chip Select (S) is first driven
low. The bits of the instruction byte, address byte, and at least one data byte are then shifted
in, on Serial Data input (D). The instruction is terminated by driving Chip Select (S) high at a
byte boundary of the input data. The self-timed Write cycle, triggered by the rising edge of
Chip Select (S), continues for a period tW (as specified in Table 13 to Table 20). After this
time, the Write in Progress (WIP) bit is reset to 0.
In the case of Figure 12, Chip Select (S) is driven high after the eighth bit of the data byte
has been latched in, indicating that the instruction is being used to write a single byte. If,
though, Chip Select (S) continues to be driven low, as shown in Figure 13, the next byte of
input data is shifted in, so that more than a single byte, starting from the given address
towards the end of the same page, can be written in a single internal Write cycle. If Chip
Select (S) still continues to be driven low, the next byte of input data is shifted in, and used to
overwrite the byte at the start of the current page.
The instruction is not accepted, and is not executed, under the following conditions:
if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable
instruction just before)
if a Write cycle is already in progress
if the device has not been deselected, by Chip Select (S) being driven high, at a byte
boundary (after the rising edge of Serial Clock (C) that latches the last data bit, and
before the next rising edge of Serial Clock (C) occurs anywhere on the bus)
if Write Protect (W) is low or if the addressed page is in the region protected by the
Block Protect (BP1 and BP0) bits.
Figure 12.
Byte Write (WRITE) sequence
1.
Depending on the memory size, as shown in Table 6, the most significant address bits are Don’t Care.
AI01442D
C
D
S
Q
A7
2
1
3456789 10 11 12 13 14 15 16 17 18 19
A6 A5 A4 A3 A2 A1 A0
A8
20 21 22 23
High Impedance
Instruction
Byte Address
0
765432
0
1
Data Byte



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com