전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M24128-BWCS6TP 데이터시트(PDF) 26 Page - STMicroelectronics

부품명 M24128-BWCS6TP
상세설명  128 Kbit, 64 Kbit and 32 Kbit serial I²C bus EEPROM
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M24128-BWCS6TP 데이터시트(HTML) 26 Page - STMicroelectronics

Back Button M24128-BWCS6TP Datasheet HTML 22Page - STMicroelectronics M24128-BWCS6TP Datasheet HTML 23Page - STMicroelectronics M24128-BWCS6TP Datasheet HTML 24Page - STMicroelectronics M24128-BWCS6TP Datasheet HTML 25Page - STMicroelectronics M24128-BWCS6TP Datasheet HTML 26Page - STMicroelectronics M24128-BWCS6TP Datasheet HTML 27Page - STMicroelectronics M24128-BWCS6TP Datasheet HTML 28Page - STMicroelectronics M24128-BWCS6TP Datasheet HTML 29Page - STMicroelectronics M24128-BWCS6TP Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 39 page
background image
DC and AC parameters
M24128, M24C64, M24C32
26/39
Table 17.
AC characteristics (M24xxx-W6, M24xxW3, M24xxR6)
Test conditions specified in Table 8 and Table 9
Symbol
Alt.
Parameter
Min.
Max.
Unit
fC
fSCL
Clock frequency
400
kHz
tCHCL
tHIGH
Clock pulse width high
600
ns
tCLCH
tLOW
Clock pulse width low
1300
ns
tXH1XH2
(1)
1.
Values recommended by the I²C-bus Fast-Mode specification.
tR
Input signal rise time
20
300
ns
tXL1XL2
(1)
tF
Input signal fall time
20
300
ns
tDL1DL2
tF
SDA (out) fall time
20
100
ns
tDXCX
tSU:DAT Data in set up time
100
ns
tCLDX
tHD:DAT Data in hold time
0
ns
tCLQX
tDH
Data out hold time
200
ns
tCLQV
(2)(3)
2.
To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or
rising edge of SDA.
3.
tCLQV is the time (from the falling edge of SCL) required by the SDA bus line to reach 0.8VCC in a
compatible way with the I2C specification (which specifies tSU:DAT (min) = 100 ns), assuming that the Rbus
× Cbus time constant is less than 500 ns (as specified in Figure 5).
tAA
Clock low to next data valid (access time)
200
900
ns
tCHDX
(4)
4.
For a reStart condition, or following a Write cycle.
tSU:STA Start condition set up time
600
ns
tDLCL
tHD:STA Start condition hold time
600
ns
tCHDH
tSU:STO Stop condition set up time
600
ns
tDHDL
tBUF
Time between Stop condition and next Start
condition
1300
ns
tW
Write time
5(5)
5.
For production lots assembled from 1st July 2007 (data code 727: week27, year 2007), the M24xxx-R
(1.8 V to 5.5 V range) memories are specified with tW = 5 ms (instead of 10ms).
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com