| 전자부품 데이터시트 검색엔진 |
|
STSR2MCD 데이터시트(PDF) 5 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STSR2MCD 데이터시트(HTML) 5 Page - STMicroelectronics |
|
5 / 12 page ![]() STSR2 5/12 TIMING DIAGRAM APPLICATION INFORMATION: STSR2 IN FORWARD CONVERTER SECONDARY SIDE NOTES 1) Ceramic Capacitors C1 and C2 must be placed very close to the IC; 2) R1 andR2set theanticipationtimeby partitioning theVCC voltage; 3) R3 and R4 is a resistor divider meant to provide the correct CK voltage range; 4) R5 limits the current flowing through diode D2 when Freewheeling drain voltage is high; 5) D1 could be necessary to protect INHIBIT pin from negative voltages. 6) D2 could be necessary to protect INHIBIT pin from voltages higher than VCC 7) D3 could be necessary to protect CK pin from voltages higher than VCC. 8) SGLGND layout trace must not include OUTGATE1,2 current paths. 9) A capacitor in parallel with R4 could be necessary to eliminate turn off voltage spike. +5V +5V Vout Vin +5V INDUCTOR Cout 100nF R1 R2 R3 R4 R5 D1 D2 100nF TRANSFORMER STSR2 4 6 3 Ck SGLGND SETANT MosfetN Q1 MosfetN Q2 D3 PWM Feedback Loop option |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |