| 전자부품 데이터시트 검색엔진 |
|
HD74LS74AP 데이터시트(PDF) 2 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD74LS74AP 데이터시트(HTML) 2 Page - Renesas Technology Corp |
|
2 / 8 page ![]() HD74LS74A Rev.3.00, Jul.22.2005, page 2 of 7 Function Table Input Output Preset Clear Clock D Q Q L H X X H L H L X X L H L L X X H* H* H H ↑ H H L H H ↑ L L H H H L X Q0 Q 0 H; high level, L; low level, X; irrelevant, ↑; transition from low to high level, Q0; level of Q before the indicated steady-state input conditions were established. Q 0; complement of Q0 or level of Q before the indicated steady-state input conditions were established. *;This configuration is nonstable, that is, it will not persist when preset and clear inputs return to their inactive (high) level. Absolute Maximum Ratings Item Symbol Ratings Unit Supply voltage VCC 7 V Input voltage VIN 7 V Power dissipation PT 400 mW Storage temperature Tstg –65 to +150 °C Note: Voltage value, unless otherwise noted, are with respect to network ground terminal. Recommended Operating Conditions Item Symbol Min Typ Max Unit Supply voltage VCC 4.75 5.00 5.25 V IOH — — –400 µA Output current IOL — — 8 mA Operating temperature Topr –20 25 75 °C Clock frequency fclock 0 — 25 MHz Clock High tw 25 — — Pulse width Clear Preset tw 25 — — ns “H” Data tsu 20 ↑ — — Setup time “L” Data tsu 20 ↑ — — ns Hold time th 5 ↑ — — ns Note: ↑; The arrow indicates the rising edge. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |