전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

7477 데이터시트(PDF) 10 Page - Renesas Technology Corp

부품명 7477
상세설명  SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7477 데이터시트(HTML) 10 Page - Renesas Technology Corp

Back Button 7477 Datasheet HTML 6Page - Renesas Technology Corp 7477 Datasheet HTML 7Page - Renesas Technology Corp 7477 Datasheet HTML 8Page - Renesas Technology Corp 7477 Datasheet HTML 9Page - Renesas Technology Corp 7477 Datasheet HTML 10Page - Renesas Technology Corp 7477 Datasheet HTML 11Page - Renesas Technology Corp 7477 Datasheet HTML 12Page - Renesas Technology Corp 7477 Datasheet HTML 13Page - Renesas Technology Corp 7477 Datasheet HTML 14Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 48 page
background image
In the M37478M4-XXXSP/FP, M37478M2/M4TXXXSP/FP, set this bit to “0”.
In the 7477 group, set this bit to “0”.
In the M37477M4-XXXSP/FP, M37477M2/M4TXXXSP/FP, set this bit to “0”.
9
MITSUBISHI MICROCOMPUTERS
7477/ 7478 GROUP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
CPU Mode Register
The CPU mode register is allocated at address 00FB16.
This register contains the stack page selection bit.
FUNCTIONAL DESCRIPTION
Central Processing Unit (CPU)
The 7477/7478 group uses the standard 740 family instruction set.
Refer to the table of 740 family addressing modes and machine in-
structions or the SERIES 740 <Software> User’s Manual for
details on the instruction set.
Machine-resident 740 family instructions are as follows:
The FST and SLW instruction cannot be used.
The MUL, DIV, WIT, and STP instruction can be used.
Fig. 1 Structure of CPU mode register
CPU mode register (Address 00FB 16)
b7
b0
Stack page selection bit (Note 1)
0 : In page 0 area
1 : In page 1 area
These bits must always be set to “0”.
P50, P51/XCIN, XCOUT selection bit (Note 2)
0 : P50, P51
1 : XCIN, XCOUT
Notes 1 :
XCOUT drive capacity selection bit (Note 2)
0 : Low
1 : High
Clock (XIN-XOUT) stop bit (Note 2)
0 : Oscillates
1 : Stops
Internal system clock selection bit (Note 2)
0 : XIN-XOUT selected (normal mode)
1 : XCIN-XCOUT selected (low-speed mode)
2 :



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com