AD9958SLASHPCBZ datasheet(7/44 Pages) AD

7 / 44 page

AD9958

Rev. A | Page 7 of 44

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

POWER SUPPLY

Total Power Dissipation—Both Channels On, Single-

Tone Mode

315

380

Dominated by supply variation

Total Power Dissipation—Both Channels On, with

Sweep Accumulator

350

420

Dominated by supply variation

Total Power Dissipation—Full Power-Down

IAVDD—Both Channels On, Single-Tone Mode

105

IAVDD—Both Channels On, Sweep Accumulator,

REFCLK Multiplier, and 10-Bit Output Scalar

Enabled

110

IDVDD—Both Channels On, Single-Tone Mode

IDVDD—Both Channels On, Sweep Accumulator,

REFCLK Multiplier, and 10-Bit Output Scalar

Enabled

IDVDD_I/O

IDVDD = read

IDVDD = write

IAVDD Power-Down Mode

2.5

IDVDD Power-Down Mode

2.5

DATA LATENCY (PIPELINE DELAY) SINGLE-TONE MODE2,3

Frequency, Phase, and Amplitude Words to DAC

Output with Matched Latency Enabled

SYSCLKs

Frequency Word to DAC Output with Matched

Latency Disabled

SYSCLKs

Phase Offset Word to DAC Output with Matched

Latency Disabled

SYSCLKs

Amplitude Word to DAC Output with Matched

Latency Disabled

SYSCLKs

DATA LATENCY (PIPELINE DELAY) MODULATION MODE3,4

Frequency Word to DAC Output

SYSCLKs

Phase Offset Word to DAC Output

SYSCLKs

Amplitude Word to DAC Output

SYSCLKs

DATA LATENCY (PIPELINE DELAY) LINEAR SWEEP MODE3,4

Frequency Rising/Falling Delta-Tuning Word to DAC

Output

SYSCLKs

Phase Offset Rising/Falling Delta-Tuning Word to

DAC Output

SYSCLKs

Amplitude Rising/Falling Delta-Tuning Word to DAC

Output

SYSCLKs

1 For the VCO frequency range of 160 MHz to 255 MHz, there is no guarantee of operation.

2 Data latency is referenced to I/O_UPDATE.

3 Data latency is fixed.

4 Data latency is referenced to a profile change.

AD9958/PCBZ 데이터시트(PDF) 7 Page - Analog Devices

AD9958/PCBZ 데이터시트(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

데이터시트 다운로드

링크 URL