R8C datasheet(42/199 Pages) RENESAS

42 / 199 page

R8C/10 Group

9. Bus

Rev.1.20 Jan 27, 2006

page 32 of 180

REJ09B0019-0120

9. Bus

During access, the ROM/RAM and the SFR have different bus cycles. Table 9.1 shows bus cycles for

access space.

The ROM/RAM and SFR are connected to the CPU through an 8-bit bus. When accessing in word (16

bits) units, these spaces are accessed twice in 8-bit units. Table 9.2 shows bus cycles in each access

space.

Space

Even address

byte access

CPU clock

Data

Address

SFR, Data flash

Program ROM/RAM

Even

Odd

Data

Odd

Odd+1

Odd

Odd+1

Even

Even+1

Data

Address

Data

Address

Data

Address

Data

Address

Data

Address

Data

Address

Data

Address

Odd address

byte access

Even address

word access

Odd address

word access

Data

Even

CPU clock

Table 9.1 Bus Cycles for Access Space

Access space

Bus cycle

SFR/Data flash

2 CPU clock cycles

Program ROM/RAM

1 CPU clock cycles

Table 9.2 Access Unit and Bus Operation

R8C 데이터시트(PDF) 42 Page - Renesas Technology Corp

R8C 데이터시트(HTML) 42 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL