| 전자부품 데이터시트 검색엔진 |
|
H8S2245 데이터시트(PDF) 809 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S2245 데이터시트(HTML) 809 Page - Renesas Technology Corp |
|
809 / 818 page ![]() Appendix E Pin States at Power-On Rev.3.00 Mar. 26, 2007 Page 767 of 772 REJ09B0355-0300 Appendix E Pin States at Power-On Note that pin states at power-on depend on the state of the STBY pin and NMI pin. The case in which pins settle* from an indeterminate state at power-on, and the case in which pins settle* from the high-impedance state, are described below. After reset release, power-on reset exception handling is started. Note: * "Settle" refers to the pin states in a power-on reset in each MCU operating mode. E.1 When Pins Settle from an Indeterminate State at Power-On When the NMI pin level changes from low to high after powering on, the chip goes to the power- on reset state after a high level is detected at the NMI pin. While the chip detects a low level at the NMI pin, the manual reset state is established. The pin states are indeterminate during this interval. (Ports may output an internally determined value after powering on.) The NMI setup time (t NMIS) is necessary for the chip to detect a high level at the NMI pin. VCC STBY NMI RES φ Power-on reset tOSC1 NMI = Low → NMI = High RES = Low Manual reset Figure E.1 When Pins Settle from an Indeterminate State at Power-On |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |