H8S2245 datasheet(151/818 Pages) RENESAS

151 / 818 page

Section 5 Interrupt Controller

Rev.3.00 Mar. 26, 2007 Page 109 of 772

REJ09B0355-0300

The ISCR registers are 16-bit readable/writable registers that select rising edge, falling edge, or

both edge detection, or level sensing, for the input at pins

IRQ7 to IRQ0.

The ISCR registers are initialized to H'0000 by a reset and in hardware standby mode.

Bits 15 to 0: IRQ7 Sense Control A and B (IRQ7SCA, IRQ7SCB) to IRQ0 Sense Control A and

B (IRQ0SCA, IRQ0SCB)

Bits 15 to 0

IRQ7SCB to

IRQ0SCB

IRQ7SCA to

IRQ0SCA

Description

Interrupt request generated at

IRQ7 to IRQ0 input low level

(initial value)

Interrupt request generated at falling edge of

IRQ7 to IRQ0 input

Interrupt request generated at rising edge of

IRQ7 to IRQ0 input

Interrupt request generated at both falling and rising edges of

IRQ7 to IRQ0 input

5.2.5

IRQ Status Register (ISR)

IRQ7F

R/(W)*

IRQ6F

R/(W)*

IRQ5F

R/(W)*

IRQ4F

R/(W)*

IRQ3F

R/(W)*

IRQ0F

R/(W)*

IRQ2F

R/(W)*

IRQ1F

R/(W)*

Bit

Initial value

R/W

Note: * Only 0 can be written, to clear the flag.

ISR is an 8-bit readable/writable register that indicates the status of IRQ7 to IRQ0 interrupt

requests.

ISR is initialized to H'00 by a reset and in hardware standby mode.

H8S2245 데이터시트(PDF) 151 Page - Renesas Technology Corp

H8S2245 데이터시트(HTML) 151 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL