H8S2245 datasheet(183/818 Pages) RENESAS

183 / 818 page

Section 6 Bus Controller

Rev.3.00 Mar. 26, 2007 Page 141 of 772

REJ09B0355-0300

6.2.4

Bus Control Register H (BCRH)

ICIS1

R/W

ICIS0

R/W

BRSTRM

R/W

BRSTS1

R/W

BRSTS0

R/W

—

(R/W)

—

(R/W)

—

(R/W)

Bit

Initial value

R/W

BCRH is an 8-bit readable/writable register that selects enabling or disabling of idle cycle

insertion, and the memory interface for area 0.

BCRH is initialized to H'D0 by a power-on reset and in hardware standby mode. It is not

initialized by a manual reset or in software standby mode.

Bit 7—Idle Cycle Insert 1 (ICIS1): Selects whether or not one idle cycle state is to be inserted

between bus cycles when successive external read cycles are performed in different areas.

Bit 7

ICIS1

Description

Idle cycle not inserted in case of successive external read cycles in different areas.

Idle cycle inserted in case of successive external read cycles in different areas.

(Initial value)

Bit 6—Idle Cycle Insert 0 (ICIS0): Selects whether or not one idle cycle state is to be inserted

between bus cycles when successive external read and external write cycles are performed.

Bit 6

ICIS0

Description

Idle cycle not inserted in case of successive external read and external write cycles.

Idle cycle inserted in case of successive external read and external write cycles.

(Initial value)

H8S2245 데이터시트(PDF) 183 Page - Renesas Technology Corp

H8S2245 데이터시트(HTML) 183 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL