H8SXSLASH1663 datasheet(386/1158 Pages) RENESAS

386 / 1158 page

Section 7 DMA Controller (DMAC)

Rev.1.00 Jun. 07, 2006 Page 334 of 1102

REJ09B0294-0100

Bit

Bit Name

Initial

Value

R/W

Description

DTF1

DTF0

R/W

Data Transfer Factor 1 and 0

Select a DMAC activation source. When the on-chip

peripheral module setting is selected, the interrupt

source should be selected by DMRSR. When the

external request setting is selected, the sampling

method should be selected by the DREQS bit.

00: Auto request (cycle stealing)

01: Auto request (burst access)

10: On-chip module interrupt

11: External request

DTA

R/W

Data Transfer Acknowledge

This bit is valid in DMA transfer by the on-chip module

interrupt source. This bit enables or disables to clear the

source flag selected by DMRSR.

0: To clear the source in DMA transfer is disabled.

Since the on-chip module interrupt source is not

cleared in DMA transfer, it should be cleared by the

CPU or DTC transfer.

1: To clear the source in DMA transfer is enabled.

Since the on-chip module interrupt source is cleared

in DMA transfer, it does not require an interrupt by

the CPU or DTC transfer.

4, 3



All 0

Reserved

These bits are always read as 0 and cannot be

modified.

H8SX/1663 데이터시트(PDF) 386 Page - Renesas Technology Corp

H8SX/1663 데이터시트(HTML) 386 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL