H8SXSLASH1663 datasheet(442/1158 Pages) RENESAS

442 / 1158 page

Section 7 DMA Controller (DMAC)

Rev.1.00 Jun. 07, 2006 Page 390 of 1102

REJ09B0294-0100

7.8

Interrupt Sources

The DMAC interrupt sources are a transfer end interrupt by the transfer counter and a transfer

escape end interrupt which is generated when a transfer is terminated before the transfer counter

reaches 0. Table 7.7 shows interrupt sources and priority.

Table 7.7

Interrupt Sources and Priority

Abbr.

Interrupt Sources

Priority

DMTEND0

Transfer end interrupt by channel 0 transfer counter

High

DMTEND1

Transfer end interrupt by channel 1 transfer counter

DMTEND2

Transfer end interrupt by channel 2 transfer counter

DMTEND3

Transfer end interrupt by channel 3 transfer counter

DMEEND0

Interrupt by channel 0 transfer size error

Interrupt by channel 0 repeat size end

Interrupt by channel 0 extended repeat area overflow on source address

Interrupt by channel 0 extended repeat area overflow on destination address

DMEEND1

Interrupt by channel 1 transfer size error

Interrupt by channel 1 repeat size end

Interrupt by channel 1 extended repeat area overflow on source address

Interrupt by channel 1 extended repeat area overflow on destination address

DMEEND2

Interrupt by channel 2 transfer size error

Interrupt by channel 2 repeat size end

Interrupt by channel 2 extended repeat area overflow on source address

Interrupt by channel 2 extended repeat area overflow on destination address

DMEEND3

Interrupt by channel 3 transfer size error

Interrupt by channel 3 repeat size end

Interrupt by channel 3 extended repeat area overflow on source address

Interrupt by channel 3 extended repeat area overflow on destination address

Low

Each interrupt is enabled or disabled by the DTIE and ESIE bits in DMDR for the corresponding

channel. A DMTEND interrupt is generated by the combination of the DTIF and DTIE bits in

DMDR. A DMEEND interrupt is generated by the combination of the ESIF and ESIE bits in

DMDR. The DMEEND interrupt sources are not distinguished. The priority among channels are

decided by the interrupt controller and it is shown in table 7.7. For details, see section 5, Interrupt

Controller.

H8SX/1663 데이터시트(PDF) 442 Page - Renesas Technology Corp

H8SX/1663 데이터시트(HTML) 442 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL