전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

H8SX/1663 데이터시트(PDF) 451 Page - Renesas Technology Corp

부품명 H8SX/1663
상세설명  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663 데이터시트(HTML) 451 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 447Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 448Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 449Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 450Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 451Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 452Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 453Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 454Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 455Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 451 / 1158 page
background image
Section 8 Data Transfer Controller (DTC)
Rev.1.00 Jun. 07, 2006 Page 399 of 1102
REJ09B0294-0100
8.2.2
DTC Mode Register B (MRB)
MRB selects DTC operating mode. MRB cannot be accessed directly by the CPU.
Bit
Bit Name
Initial Value
R/W
7
CHNE
Undefined
6
CHNS
Undefined
5
DISEL
Undefined
4
DTS
Undefined
3
DM1
Undefined
2
DM0
Undefined
1
Undefined
0
Undefined
Bit
Bit Name
Initial
Value
R/W
Description
7
CHNE
Undefined
DTC Chain Transfer Enable
Specifies the chain transfer. For details, see section
8.5.7, Chain Transfer. The chain transfer condition is
selected by the CHNS bit.
0: Disables the chain transfer
1: Enables the chain transfer
6
CHNS
Undefined
DTC Chain Transfer Select
Specifies the chain transfer condition. If the following
transfer is a chain transfer, the completion check of the
specified transfer count is not performed and activation
source flag or DTCER is not cleared.
0: Chain transfer every time
1: Chain transfer only when transfer counter = 0
5
DISEL
Undefined
DTC Interrupt Select
When this bit is set to 1, a CPU interrupt request is
generated every time after a data transfer ends. When
this bit is set to 0, a CPU interrupt request is only
generated when the specified number of data transfer
ends.
4
DTS
Undefined
DTC Transfer Mode Select
Specifies either the source or destination as repeat or
block area during repeat or block transfer mode.
0: Specifies the destination as repeat or block area
1: Specifies the source as repeat or block area



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com