| 전자부품 데이터시트 검색엔진 |
|
M32C/86 데이터시트(PDF) 265 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/86 데이터시트(HTML) 265 Page - Renesas Technology Corp |
|
265 / 505 page ![]() Page 242 9 7 4 f o 5 0 0 2 , 8 0 . p e S 0 0 . 1 . v e R 0 0 1 0 - 4 0 2 0 B 9 0 J E R 18. A/D Converter ) T 6 8 / C 2 3 M , 6 8 / C 2 3 M ( p u o r G 6 8 / C 2 3 M Function A/D0 Control Register 4(1) Bit Name Bit Symbol Symbol Address After Reset AD0CON4 039216 XXXX 00XX2 RW RW RW RW RW MPS10 MPS11 (b1 - b0) (b7 - b4) Multi-Port Sweep Port Select Bit(2) NOTES: 1. When the AD0CON4 register is rewritten during the A/D conversion, the conversion result is indeterminate. 2. The MPS11 and MPS10 bits can be set to "102" or "112" in single-chip mode only. 3. When the MSS bit in the AD0CON3 regsiter is set to "0" (multi-port sweep mode disabled), set the MPS11 and MPS10 bits to "002". When the MSS bit is set to "1" (multi-port sweep mode enabled), set the MPS11 and MPS10 bits to "012", "102" or "112". Reserved Bit Set to "0". When read, its content is indeterminate. Reserved Bit Set to "0". When read, its content is indeterminate. 0 0 : (Note 3) 0 1 : AN0 to AN7, AN150 to AN157 1 0 : AN0 to AN7, AN00 to AN07 1 1 : AN0 to AN7, AN20 to AN27 b3 b2 b7 b6 b5 b4 b3 b2 b1 b0 000 0 0 0 Figure 18.6 AD0CON4 Register and AD00 to AD07 Registers Function A/D0 Register i (i =0 to 7)(1, 2, 3, 4, 5) Symbol Address After Reset AD00 038116 - 038016 00000000 XXXXXXXX2 AD01 to AD03 038316 - 038216, 038516 - 038416, 038716 - 038616 Indeterminate AD04 to AD06 038916 - 038816, 038B16 - 038A16, 038D16 - 038C16 Indeterminate AD07 038F16 - 038E16 Indeterminate RW RO RO 8 low-order bits in an A/D conversion result When read, its content is indeterminate. In 10-bit mode In 8-bit mode : 2 high-order bits in an A/D conversion result : When read, its content is indeterminate. RO b7 b0 b15 b8 NOTES: 1. In DMAC operating mode, register value read by program is indeterminate. 2. Register value is indeterminate when written while the A/D conversion is stopped. 3. Register value is indeterminate if the next A/D conversion result is stored before reading the register. 4. The AD00 register is available in DMAC operating mode. Other registers are indeterminate. 5. In DMAC operating mode and 10-bit mode, set DMAC for a 16-bit transfer. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |