전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

32180 데이터시트(PDF) 93 Page - Renesas Technology Corp

부품명 32180
상세설명  32-Bit RISC Single-Chip Microcomputers M32R Family M32R/ECU Series
PDF  839 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

32180 데이터시트(HTML) 93 Page - Renesas Technology Corp

Back Button 32180 Datasheet HTML 89Page - Renesas Technology Corp 32180 Datasheet HTML 90Page - Renesas Technology Corp 32180 Datasheet HTML 91Page - Renesas Technology Corp 32180 Datasheet HTML 92Page - Renesas Technology Corp 32180 Datasheet HTML 93Page - Renesas Technology Corp 32180 Datasheet HTML 94Page - Renesas Technology Corp 32180 Datasheet HTML 95Page - Renesas Technology Corp 32180 Datasheet HTML 96Page - Renesas Technology Corp 32180 Datasheet HTML 97Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 839 page
background image
4
4-4
EIT
32180 Group User’s Manual (Rev.1.0)
Operation Result (Content of the Destination Register)
When the DIV0 EIT processing is masked
(Note 1)
When the DIV0 EIT processing is
executed (Note 2)
Nonzero finite value
+-Infinity (Sign is derived by exclusive
ORing the signs of the divisor and
dividend.)
No change
Dividend
Dividend
Behavior
0
An invalid operation exception occurs
Infinity
No exceptions occur (with the result = "Infinity")
Note 1: When the zero division exception enable (EZ) bit (FPSR register bit 19) = "0"
Note 2: When the zero division exception enable (EZ) bit (FPSR register bit 19) = "1"
Please note that the DIV0 EIT processing does not occur in the following conditions.
Table 4.2.5 Cases in Which No DIV0 Occur
4.2 EIT Events
3) Inexact Exception (IXCT)
The exception occurs when the operation result differs from a result led out with an infinite range of
precision. The following table shows the operation results and the respective conditions in which each
IXCT occurs.
Table 4.2.3 Operation Results when an IXCT Occurred
Note 1: When the inexact exception enable (EX) bit (FPSR register bit 17) = "0"
Note 2: When the inexact exception enable (EX) bit (FPSR register bit 17) = "1"
4) Zero Division Exception (DIV0)
The exception occurs when a finite nonzero value is divided by zero. The following table shows the
operation results when a DIV0 is occurs.
Table 4.2.4 Operation Results When a DIV0 Occurred
Operation Result (Content of the Destination Register)
When the IXCT EIT processing for is
masked (Note 1)
When the IXCT EIT processing is
executed (Note 2)
Overflow occurs in OVF masked
condition
Reference OVF operation results
No change
Rounding occurs
Rounded value
No change
Occurrence Condition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com