7630 datasheet(64/238 Pages) RENESAS

64 / 238 page

1-48

7630 Group User’s Manual

+$5':$5(

Table 13: Timing requirements

Symbol

Parameter

Limits

Unit

min.

typ.

max.

tW(RESET)

Reset input “L” pulse width

µs

tC(XIN)

External clock input cycle time

100

tWH(XIN)

External clock input “H” pulse width

tWL(XIN)

External clock input “L” pulse width

tC(CNTR)

CNTR0, CNTR1 input cycle time

(except bi-phase counter mode)

1600

CNTR0 input cycle time (bi-phase counter mode)

2000

tWH(CNTR)

CNTR0, CNTR1 input “H” pulse width

(except bi-phase counter mode)

800

CNTR0 input “H” pulse width (bi-phase counter mode)

1000

tWL(CNTR)

CNTR0, CNTR1 input “L” pulse width

(except bi-phase counter mode)

800

CNTR0 input “L” pulse width (bi-phase counter mode)

1000

tL(CNTR0-TX0)

Lag of CNTR0 and TX0 input edges

(bi-phase counter mode)

500

tC(TX0)TX0 input cycle time (bi-phase counter mode)

3200

tWH(TX0)TX0 input “H” pulse width (bi-phase counter mode)

1600

tWL(TX0)TX0 input “L” pulse width (bi-phase counter mode)

1600

tWH(INT)

INT0, INT1 input “H” pulse width

460

tWL(INT)

INT0, INT1 input “L” pulse width

460

tC(SCLK)

Serial I/O clock input cycle time

8· tC(XIN)

tWH(SCLK)

Serial I/O clock input “H” pulse width

4· tC(XIN)

tWL(SCLK)

Serial I/O clock input “L” pulse width

4· tC(XIN)

tSU(SIN–SCLK)

Serial I/O input setup time

200

tH(SCLK–SIN)

Serial I/O input hold time

150

(VCC = 4.0 to 5.5 V, VSS = AVSS = 0 V, Ta = –40 to 85 °C, unless otherwise noted)

TIMING REQUIREMENTS

7630 데이터시트(PDF) 64 Page - Renesas Technology Corp

7630 데이터시트(HTML) 64 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL