| 전자부품 데이터시트 검색엔진 |
|
7751 데이터시트(PDF) 39 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7751 데이터시트(HTML) 39 Page - Renesas Technology Corp |
|
39 / 540 page ![]() 7751 Group User’s Manual CENTRAL PROCESSING UNIT (CPU) 2–20 2.4 Memory assignment Timer A0 L H L H L H L H L H L H L H H L H Timer A4 L H L Timer A3 H Timer A2 L H Timer A1 L H L H L H L H L H L H Timer B2 L H Timer B1 L H Timer B0 L H A-D conversion UART1 transmit UART1 receive UART0 transmit UART0 receive INT2 INT1 INT0 Watchdog timer DBC (Note 1) BRK instruction zero divide RESET FFD616 FFD816 FFDA16 FFDC16 FFDE16 FFE016 FFE216 FFE816 FFEC16 FFE416 FFE616 FFEA16 FFEE16 FFF016 FFF216 FFF416 FFF616 FFF816 FFFA16 FFFC16 FFFE16 Interrupt vector table 00007F16 00000016 00008016 00FFFF16 00FFD616 Internal RAM area Refer to Figure 2.4.2. L Notes 1: DBC is an interrupt only for debugging; do not use this interrupt. 2: Access to the internal ROM area is disabled in the microprocessor mode. (Refer to section “2.5 Processor modes.” ) 3: Memory assignment of internal area varies according to the type of microcomputer. Refer to “Appendix 1. Memory assignment” for other products. Internal ROM area SFR area 00400016 00087F16 M37751M6C-XXXFP : The internal memory is not assigned. Fig. 2.4.1 Internal area’s memory assignment |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |