전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M38048F1HKP 데이터시트(PDF) 34 Page - Renesas Technology Corp

부품명 M38048F1HKP
상세설명  8-BIT CISC SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  387 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M38048F1HKP 데이터시트(HTML) 34 Page - Renesas Technology Corp

Back Button M38048F1HKP Datasheet HTML 30Page - Renesas Technology Corp M38048F1HKP Datasheet HTML 31Page - Renesas Technology Corp M38048F1HKP Datasheet HTML 32Page - Renesas Technology Corp M38048F1HKP Datasheet HTML 33Page - Renesas Technology Corp M38048F1HKP Datasheet HTML 34Page - Renesas Technology Corp M38048F1HKP Datasheet HTML 35Page - Renesas Technology Corp M38048F1HKP Datasheet HTML 36Page - Renesas Technology Corp M38048F1HKP Datasheet HTML 37Page - Renesas Technology Corp M38048F1HKP Datasheet HTML 38Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 387 page
background image
1-16
REJ09B0212-0100Z
Rev.1.00
Jan 14, 2005
3804 Group (Spec.H)
HARDWARE
FUNCTIONAL DESCRIPTION
Fig. 12 Port block diagram (1)
(6) Ports P34, P44
Serial I/O input
(1) Ports P0, P6
A/D converter input
Analog input pin
selection bit
Direction
register
Data bus
Port latch
Pull-up control bit
(2) Ports P10, P11, P42, P43, P57
Interrupt input
(3) Ports P12 to P17, P2
(4) Ports P30, P31
DA1 output enable (P30)
DA2 output enable (P31)
(8) Ports P36, P46
(7) Ports P35, P45
(5) Ports P32, P33
Data bus
Direction
register
Port latch
Pull-up control bit
Pull-up control bit
Direction
register
Port latch
Data bus
Data bus
Direction
register
Port latch
Pull-up control bit
D/A converter output
Data bus
Direction
register
Port latch
Pull-up control bit
Serial I/O enable bit
Receive enable bit
Direction
register
Port latch
Data bus
Pull-up control bit
Serial I/O enable bit
Transmit enable bit
P-channel output
disable bit
Serial I/O enable bit
Serial I/O mode selection bit
Serial I/O enable bit
Serial I/O synchronous clock
selection bit
Data bus
Direction
register
Port latch
Pull-up control bit
Serial I/O external clock input
Serial I/O clock output
Serial I/O output
Direction
register
Port latch
Data bus
SDA output
SCL output
SDA input
SCL input
I2C-BUS interface enable bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com