전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD5763CSUZ 데이터시트(PDF) 12 Page - Analog Devices

부품명 AD5763CSUZ
상세설명  Complete Dual, 16-Bit, High Accuracy, Serial Input, 짹5V DACs
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD5763CSUZ 데이터시트(HTML) 12 Page - Analog Devices

Back Button AD5763CSUZ Datasheet HTML 8Page - Analog Devices AD5763CSUZ Datasheet HTML 9Page - Analog Devices AD5763CSUZ Datasheet HTML 10Page - Analog Devices AD5763CSUZ Datasheet HTML 11Page - Analog Devices AD5763CSUZ Datasheet HTML 12Page - Analog Devices AD5763CSUZ Datasheet HTML 13Page - Analog Devices AD5763CSUZ Datasheet HTML 14Page - Analog Devices AD5763CSUZ Datasheet HTML 15Page - Analog Devices AD5763CSUZ Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 31 page
background image
AD5763
Preliminary Technical Data
Rev. PrA | Page 12 of 31
Pin No.
Mnemonic
Description
22
VOUTA
Analog Output Voltage of DAC A. Buffered output with a nominal full-scale output range of ±4.096 V. The
output amplifier is capable of directly driving a 5 kΩ, 200 pF load.
23
NC
Analog Output Voltage of DAC A. Buffered output with a nominal full-scale output range of ±4.096 V. The
output amplifier is capable of directly driving a 5 kΩ, 200 pF load.
24
NC
No internal connection
25
REFA
Reference Voltage input. Reference input range is 1V to 2.1V; programs the full-scale output voltage.
REFA = 2.048V for specified performance.
26
REFB
Reference Voltage input. Reference input range is 1V to 2.1V; programs the full-scale output voltage.
REFB = 2.048V for specified performance.
27
NC
No Connect.
28
REFGND
Reference Ground Return for the Reference Generator and Buffers.
29
TEMP
This pin provides an output voltage proportional to temperature. The output voltage is 1.4V typical at
25°C die temperature; variation with temperature is 5mV/°C.
32
BIN/2sCOMP
Determines the DAC Coding. This pin should be hardwired to either DVCC or DGND. When hardwired to
DVCC, input coding is offset binary. When hardwired to DGND, input coding is twos complement
(see Table 7).
1 Internal pull-up device on this logic input. Therefore, it can be left floating and defaults to a logic high condition.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com