전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADA4075-2ARZ-R7 데이터시트(PDF) 15 Page - Analog Devices

부품명 ADA4075-2ARZ-R7
상세설명  Ultralow Noise Amplifier at Lower Power
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADA4075-2ARZ-R7 데이터시트(HTML) 15 Page - Analog Devices

Back Button ADA4075-2ARZ-R7 Datasheet HTML 11Page - Analog Devices ADA4075-2ARZ-R7 Datasheet HTML 12Page - Analog Devices ADA4075-2ARZ-R7 Datasheet HTML 13Page - Analog Devices ADA4075-2ARZ-R7 Datasheet HTML 14Page - Analog Devices ADA4075-2ARZ-R7 Datasheet HTML 15Page - Analog Devices ADA4075-2ARZ-R7 Datasheet HTML 16Page - Analog Devices ADA4075-2ARZ-R7 Datasheet HTML 17Page - Analog Devices ADA4075-2ARZ-R7 Datasheet HTML 18Page - Analog Devices ADA4075-2ARZ-R7 Datasheet HTML 19Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 24 page
background image
ADA4075-2
Rev. 0 | Page 15 of 24
APPLICATIONS INFORMATION
INPUT PROTECTION
The maximum differential input voltage that can be applied to
the ADA4075-2 is determined by the internal diodes connected
across its inputs. These diodes limit the maximum differential
input voltage to ±1 V and are needed to prevent base-emitter
junction breakdown from occurring in the input stage of the
ADA4075-2 when very large differential voltages are applied. To
make sure that the ultralow voltage noise feature of the ADA4075-2
is preserved, the commonly used internal resistors in series with
the inputs were not used to limit the current in the diodes.
In small-signal applications, this is not an issue; however, in
applications where large differential voltages can be inadvertently
applied to the device, large currents may flow through these
diodes. If the differential voltage of the ADA4075-2 exceeds ±1 V,
external resistors should be used at both inputs of the op amp to
limit the input currents to less than ±10 mA (see Figure 58).
However, when series resistors are added, the total voltage noise
degrades because the resistors may have a thermal noise that is
greater than the voltage noise of the op amp itself. For example, a
1 kΩ resistor at room temperature has a thermal noise of 4 nV/√Hz,
whereas the ADA4075-2 has an ultralow voltage noise of only
2.8 nV/√Hz typical.
R2
R1
3
2
1
ADA4075-2
Figure 58. Input Protection
TOTAL HARMONIC DISTORTION
The total harmonic distortion + noise (THD + N) of the
ADA4075-2 is 0.0002% typical with a load resistance of 2 kΩ.
Figure 59 shows the performance of the ADA4075-2 driving a
2 kΩ load with supply voltages of ±4 V and ±15 V. Notice that
there is more distortion for the supply voltage of ±4 V than for a
supply voltage of ±15 V. Thus, it is very important to operate the
ADA4075-2 at a supply voltage greater than ±5 V for optimum
distortion. The THD + noise graphs for supply voltages of ±5 V
and ±18 V are available in Figure 54 and Figure 55.
0.0001
0.001
0.01
0.1
1
10
100
1k
10k
100k
FREQUENCY (Hz)
VSY = ±4V
RL = 2kΩ
VIN = 1.5V rms
VSY = ±15V
RL = 2kΩ
VIN = 3V rms
Figure 59. THD + Noise vs. Frequency
PHASE REVERSAL
Phase reversal occurs in some amplifiers when the input
common-mode voltage range is exceeded. When the voltage
driving the input to these amplifiers exceeds the maximum
input common-mode voltage range, the output of the amplifiers
changes polarity. Phase reversal can cause permanent damage to
the amplifier as well as system lockups in feedback loops.
The ADA4075-2 amplifiers have been carefully designed to prevent
output phase reversal when both inputs are maintained within
the specified input voltage range. If one or both inputs exceed
the input voltage range but remain within the supply rails, the
output is capped at the maximum output that it can swing to.
For a supply voltage of ±15 V and a load resistance of 2 kΩ, the
output is capped at 13 V typical when the input voltage exceeds
the input voltage range but stays within the supply rails. Figure 60
shows the output voltage of the AD4075-2 configured as a unity-
gain buffer with a supply voltage of ±15 V.
VIN
VOUT
TIME (40µs/DIV)
VSY = ±15V
Figure 60. No Phase Reversal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com