전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TS5070FN 데이터시트(PDF) 20 Page - STMicroelectronics

부품명 TS5070FN
상세설명  PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TS5070FN 데이터시트(HTML) 20 Page - STMicroelectronics

Back Button TS5070FN Datasheet HTML 16Page - STMicroelectronics TS5070FN Datasheet HTML 17Page - STMicroelectronics TS5070FN Datasheet HTML 18Page - STMicroelectronics TS5070FN Datasheet HTML 19Page - STMicroelectronics TS5070FN Datasheet HTML 20Page - STMicroelectronics TS5070FN Datasheet HTML 21Page - STMicroelectronics TS5070FN Datasheet HTML 22Page - STMicroelectronics TS5070FN Datasheet HTML 23Page - STMicroelectronics TS5070FN Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 32 page
background image
Figure 6: Delayed Data Timing (short frame mode)
SERIAL CONTROL PORT TIMING
Symbol
Parameter
Min.
Typ.
Max.
Unit
fCCLK
Frequency of CCLK
2.048
MHz
tWCH
Period of CCLK High (measured from VIH to VIH)
160
ns
tWCL
Period of CCLK Low (measured from VIL to VIL)
160
ns
tRC
Rise Time of CCLK (measured from VIL to VIH)50
ns
tFC
Fall Time of CCLK (measured from VIH to VIL)50
ns
tHCS
Hold Time, CCLK Low to CS Low (CCLK1)
10
ns
tHSC
Hold Time, CCLK Low to CS High (CCLK8)
100
ns
tSSC
Setup Time, CS Transition to CCLK Low
70
ns
tSSCO
Setup Time, CS Transition to CCLK High (to insure CO is not
enabled for single byte)
50
ns
tSDC
Setup Time, CI (CI/O) Data in to CCLK low
50
ns
tHCD
Hold Time, CCLK Low to CI (CI/O) Invalid
50
ns
tDCD
Delay Time, CCLK High to CO (CI/O) Data Out Valid
(load = 100 pF plus 2 LSTTL loads)
80
ns
tDSD
Delay Time, CS Low to CO (CI/O) Valid
(applies only if separate CS used for byte 2)
80
ns
tDDZ
Delay Time, CS or CCLK9 High to CO (CI/O) High Impedance
(applies to earlier of CS high or CCLK9 high)
15
80
ns
INTERFACE LATCH TIMING
Symbol
Parameter
Min.
Typ.
Max.
Unit
tSLC
Setup Time, IL Valid to CCLK 8 of Byte 1 Low. IL as Input
100
ns
tHCL
Hold Time, IL Valid from CCLK 8 of Byte 1 Low. IL as Input
50
ns
tDCL
Delay Time, CCLK 8 of Byte 2 Low to IL.CL = 50 pF. IL as Output
200
ns
MASTER RESET PIN
Symbol
Parameter
Min.
Typ.
Max.
Unit
tWMR
Duration of Master Reset High
1
µs
TS5070 - TS5071
20/32



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com