| 전자부품 데이터시트 검색엔진 |
|
MPC8640D 데이터시트(PDF) 86 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8640D 데이터시트(HTML) 86 Page - Freescale Semiconductor, Inc |
|
86 / 140 page ![]() MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 1 86 Freescale Semiconductor Serial RapidIO Table 59. Receiver AC Timing Specifications—2.5 GBaud Characteristic Symbol Range Unit Notes Min Max Differential Input Voltage VIN 200 1600 mV p-p Measured at receiver Deterministic Jitter Tolerance JD 0.37 UI p-p Measured at receiver Combined Deterministic and Random Jitter Tolerance JDR 0.55 UI p-p Measured at receiver Total Jitter Tolerance1 JT 0.65 UI p-p Measured at receiver Multiple Input Skew SMI 24 ns Skew at the receiver input between lanes of a multilane link Bit Error Rate BER 10–12 Unit Interval UI 400 400 ps +/– 100 ppm Note: 1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 55. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects. Table 60. Receiver AC Timing Specifications—3.125 GBaud Characteristic Symbol Range Unit Notes Min Max Differential Input Voltage VIN 200 1600 mV p-p Measured at receiver Deterministic Jitter Tolerance JD 0.37 UI p-p Measured at receiver Combined Deterministic and Random Jitter Tolerance JDR 0.55 UI p-p Measured at receiver Total Jitter Tolerance1 JT 0.65 UI p-p Measured at receiver Multiple Input Skew SMI 22 ns Skew at the receiver input between lanes of a multilane link Bit Error Rate BER 10-12 Unit Interval UI 320 320 ps +/- 100 ppm Note: 1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 55. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |